tbr

Sent:

Thursday, September 01, 1994 12:12 AM

To:

'tbe@MicroUnity.com'

Cc:

'al'; 'graham'; 'h'; 'jt'; 'mouss'; 'noel'; 'philip'

Subject:

Power/size

Follow Up Flag: Follow up

Flag Status:

Red

tbe@MicroUnity.com wrote (on Wed Aug 31):

Hi,

Given the growth in Hestia total power consumption, and the consequent growth in size (reflected in the design reviewed on 8/9), I would like to suggest a course of action to ensure that an acceptable power consumption level and product size is obtained before too long (before we find ourselves in an adverse competitive situation).

1) Pursue synchronous rectification aggressively.

We have been unable to find an off-the-shelf 3.3V dc-dc converter with better than ~76% efficiency. The RO dc-dc unit we are using has been optimized to this efficiency, and the consequence for Hestia is a power supply dissipation of ~50 Watts (when it is delivering to the ~36 amp load for 3.3V, along with the 12V and 5V dc loads described in the design review). This corresponds to a worst-case steady state unit dissipation of ~200W.

IBM has described (sorry, I forget the ref.) a 3.3V dc synchronous rectifier based supply with >90% efficiency. Motorola has described 3A supplies at 3.3V available now. Other schemes such as the ~90% efficient 50(?) A 3.3V supply described in a Maxim application note are worthy of further investigation. I surely do not know the latest in power supply technology, but it seems to me we should at least become closely tied in to the leaders in this area.

I acknowledge that this approach will not result in the lowest cost per Watt for a while, but I am assuming a)that MicroUnity's chips will often involve relatively high power consumption for the next several years and b)that total product cost will not be as critical as power consumption for the trials. Therefore competitive forces will tend to put a premium on greater efficiency in the off-chip functions. This is especially true with wireless, battery powered products. If we simply pursue the cheapest open frame (~\$.15/Watt) supplies, we will have inherently higher power consumption (not to mention larger products!), and will not have anticipated the inevitable emergence of synchronous rectification and other highly efficient power conversion technologies. We will also be behind on working their price curves down. Of course, a concerted effort and some production volume (such has been discussed for late 1995) is necessary to successfully incorporate advanced technology power supplies.

Long ago, when the original "brick" mockup was constructed we discussed the possibility if integrating the control circuitry for

a switching power supply onto one of our chips. The motivation at that time was cost reduction to eliminate external components. However, we rejected the idea on the grounds that there was additional risk and the cost savings would be minimal given that the bulk of the PSU cost was in the magnetics. I'm not familiar with the details of synchronous rectification, but if there is a way to make it more cost effective by exploiting the availability of a large number of active devices in a small area of our silicon it would be worth investigation.

2) Develop near unity power factor ac-dc circuit.

The power factor of the current Hestia design is ~.5. Therefore, the power consumption in VA is over 400 VA. This seems untenable for a high volume product, and is unsellable in Europe. Can we agree that this is a priority for a high volume product?

3) Implement power reduction techniques on Calliope and Euterpe.

As soon as the first Calliope and Euterpe revisions are functional, should we not at some point in the near future put together a team to further investigate, develop, and implement power reduction techniques? If this only saves 5% per chip, it seems to me to be worth a dedicated effort, because even with a >90% efficient power supply (including the inevitable 98% efficient ac-dc converter), total unit power is ~180W with current Calliope/Euterpe power levels (55 and 65 Watts respectively) and the other power consumers in the BOM.

This is not isolated from the supply efficiency issue because one of the main ideas we have investigated for power reduction would involve dropping the supply to around 1.7V. This is much less attractive if we then just take another hit in supply efficiency.

I do not mean to suggest that we change course on the first prototype of Hestia we are all working on, even though I among others wish it were smaller, cooler, etc. Not that the schedule could stand it anyway, and I believe that we will learn much of value (what RF front end architecture is best, what components go away, etc.) that is necessary to know before spending more resources on the power supply. Then we can rapidly develop products for lower total power as needed.

To be concrete, what I suggest is that as soon as the first Hestia protos are complete, a power supply "champion" should be identified, and that person should address items 1 and 2 above. In the meantime, it seems to me to be worthwhile for procurement (Wamaitha), working from a minimal spec, to identify potential sources or partners for high efficiency 3.3V power supplies. Regarding Calliope and Euterpe, we've often discussed future power reduction strategies; what I'm not qualified to say is when these should be jumped on.

I know I'm not the only one who has seen products suffer due to less effort being expended on the power subsystem than on the primary functional components, so I hope nobody minds my message here. I also acknowledge that much effort has been expended to get the RO to the current efficiency. My intent is to get a consensus going for the next year or so; up until now, power supplies ranging from the el cheapo open frame type to exotic synchronous rectifiers have been proposed, just as for Calliope and Euterpe I've heard everything from further power reduction being highly unlikely to obtaining 4X power reduction for high volume discussed. If we are to obtain a product close in size to the model made in April, we need to make some decisions now, I believe.

There is definitly scope for reduction, though I've never heard anyone go so far as 4X, certainly not without a substantial reduction in performance/functionality. Currently our focus is on getting an implementation as quickly as we can and there is no way we should delay that to reduce power in the first version. The recent change in cell family (which does reduce power 10-15% for given functionality) was done to reduce area in order that we can get the functionality we need on the die. We don't see any overal power saving because of course the saved area is taken up with additional circuitry.

Please let me know your thinking in this matter.

From: tbe@MicroUnity.com

Sent: Thursday, September 01, 1994 1:22 AM

To: 'Tim B. Robinson'
Subject: Re: Power/size

>Long ago, when the original "brick" mockup was constructed we
>discussed the possibility if integrating the control circuitry for
>a switching power supply onto one of our chips. The motivation at
>that time was cost reduction to eliminate external components.
>However, we rejected the idea on the grounds that there was additional
>risk and the cost savings would be minimal given that the bulk of the
>PSU cost was in the magnetics. I'm not familiar with the details of
>synchronous rectification, but if there is a way to make it more cost
>effective by exploiting the availability of a large number of active
>devices in a small area of our silicon it would be worth
>investigation.

>snip<

>

> 3) Implement power reduction techniques on Calliope and Euterpe.

> As soon as the first Calliope and Euterpe revisions are functional, should we not at some point in the near future put together a team to further investigate, develop, and implement power reduction techniques? If this only saves 5% per chip, it seems to me to be worth a dedicated effort, because even with a >90% efficient power supply (including the inevitable 98% efficient ac-dc converter), total unit power is ~180W with current Calliope/Euterpe power levels (55 and 65 Watts respectively) and the other power consumers in the BOM.

>This is not isolated from the supply efficiency issue because one of >the main ideas we have investigated for power reduction would involve >dropping the supply to around 1.7V. This is much less attractive if >we then just take another hit in supply efficiency.

You're so right--in one discussion with Mouss about this, he suggested that it would be necessary to have the level converters on-chip, at least for the mixed-signal chip, in order to have the higher voltage for the analog stuff. What would this involve? Is it something you've looked at before?

>snip< >

>There is definitly scope for reduction, though I've never heard anyone >go so far as 4X, certainly not without a substantial reduction in >performance/functionality. Currently our focus is on getting an >implementation as quickly as we can and there is no way we should >delay that to reduce power in the first version. The recent change in >cell family (which does reduce power 10-15% for given functionality) >was done to reduce area in order that we can get the functionality we >need on the die. We don't see any overal power saving because of >course the saved area is taken up with additional circuitry.

> Please let me know your thinking in this matter.

Page 4 of 652

>Tim

Thanks for your comments. I agree of course with your statement that we can't delay--I feel somewhat useless in this matter due to my mechanical pedigree. I hope those who do seem to understand synchronous rectification (Noel, Al(?)) will respond. Do you think it would be fruitful to generate an envelope spec. and have Wamaitha do some research on suppliers with Noel (when available) for technical support?

-Tom

Tom Eich tbe@microunity.com MicroUnity Systems Engineering, Inc. 255 Caspian Dr. Sunnyvale, CA 94089 (408)734-8100, (408)734-8136 fax

tbr

Sent:

Thursday, September 01, 1994 3:42 PM

To:

'tbe@MicroUnity.com'

Subject:

Re: Power/size

Follow Up Flag: Follow up

Flag Status: Red

tbe@MicroUnity.com wrote (on Wed Aug 31):

> >Long ago, when the original "brick" mockup was constructed we >discussed the possibility if integrating the control circuitry for >a switching power supply onto one of our chips. The motivation at >that time was cost reduction to eliminate external components. >However, we rejected the idea on the grounds that there was additional >risk and the cost savings would be minimal given that the bulk of the >PSU cost was in the magnetics. I'm not familiar with the details of >synchronous rectification, but if there is a way to make it more cost >effective by exploiting the availability of a large number of active >devices in a small area of our silicon it would be worth >investigation. >

>snip<

> 3) Implement power reduction techniques on Calliope and Euterpe.

As soon as the first Calliope and Euterpe revisions are functional, should > we not at some point in the near future put together a team to further investigate, develop, and implement power reduction techniques? If this > only saves 5% per chip, it seems to me to be worth a dedicated effort, because even with a >90% efficient power supply (including the inevitable

98% efficient ac-dc converter), total unit power is ~180W with current Calliope/Euterpe power levels (55 and 65 Watts respectively) and the other

power consumers in the BOM.

>This is not isolated from the supply efficiency issue because one of >the main ideas we have investigated for power reduction would involve >dropping the supply to around 1.7V. This is much less attractive if >we then just take another hit in supply efficiency.

You're so right--in one discussion with Mouss about this, he suggested that it would be necessary to have the level converters on-chip, at least for the mixed-signal chip, in order to have the higher voltage for the analog stuff. What would this involve? Is it something you've looked at before?

We (that is bill herndon) have looked in some depth at a logic fanily operating off 1.7. It also requires a rail one logic swing (about 0.5V below the upper rail. No-one has looked seriously into how to provide those railes efficiently. In this family, the logic itself is running off the 1.7, but the wire drivers effectlively switch 0.5V into the heavy loads. So if there is a way to get .5V efficiently we have a real win. If we get it by dumping the rest of the 1.7V rail, then the best we can expect is order 50% reduction from the 3.3 -> 1.7 change. >snip<

>There is definitly scope for reduction, though I've never heard anyone >go so far as 4X, certainly not without a substantial reduction in >performance/functionality. Currently our focus is on getting an >implementation as quickly as we can and there is no way we should >delay that to reduce power in the first version. The recent change in >cell family (which does reduce power 10-15% for given functionality) >was done to reduce area in order that we can get the functionality we >need on the die. We don't see any overal power saving because of >course the saved area is taken up with additional circuitry.

> Please let me know your thinking in this matter.

>Tim

Thanks for your comments. I agree of course with your statement that we can't delay--I feel somewhat useless in this matter due to my mechanical pedigree. I hope those who do seem to understand synchronous rectification (Noel, Al(?)) will respond. Do you think it would be fruitful to generate an envelope spec. and have Wamaitha do some research on suppliers with Noel (when available) for technical support?

I've got the impression (and I have no real knowledge here) that this is really still a resaerch area. However, much of the rest of what we are doing is at the frontiers of research right now, so that alone should not stop us from pursuing it. The main obstacle is perhaps not haveing the right skills on board. If we made a strategic decision that this was an essential technology to develop, I don't see why we should be afraid to mount the effort.

From: Sent:

sysadm@gaea on behalf of Guillermo A. Loyola [gmo@microunity.com]

Thursday, September 01, 1994 7:37 PM

To:

'euterpe@gaea'

This is it! With tonight's builds we will be switching 1) to the new opcodes, and 2) to little endian tools in /a/soft/stb/bin.

Change #1 means that all of your terp code will be incompatible and you'll need to clobber and recompile. The new-opcode tools

have been used to build the whole stb tree and all the diagnostics, tests and the benchmark work.

Change #2 means that if you are using big-endian tools and using /a/soft/stb/bin in you path, you should change to /a/soft/bstb/bin (if you haven't done that, you can do it now; as there are already links that point to the "right places"); and if you are a user of the little-endian tools and have either /a/soft/lstb/bin or /a/soft/nstb/bin in your path (or Makerules.local), tomorrow you should change those to be /a/soft/stb/bin.

I'm going to start checking in the changes now, and I'll change the /a/soft/stb link as close as possible to 10pm. As many of you know the builds start at 8pm (BE sgi), 9pm (BE sun), 10pm (LE

sgi) and 11pm (LE sun); so assuming it all works the corresponding binaries/libraries/includes should be in place about an hour after the start of the build. If things go wrong I'll try to fix them and start new builds asap.

Let me know if you have any problems.

Gmo.

Tim B. Robinson [tbr@demeter]

Sent:

Thursday, September 01, 1994 9:44 PM

To: Cc: 'Bob Morgan' 'euterpe@demeter'

Subject:

NB cerberus bits

Bob Morgan wrote (on Thu Sep 1):

Hi, Did anyone ever decide which 4 bits in which Cerberus register will define how many of the NB entries can be consumed by low priority requests?

No, but gmo suggested 48-52 and I think that looks like a good choice. It allows room for expansion to a larger NB in a future implementation. Lets go with that.

Mark Hofmann [hopper@cyclops]

Sent:

Friday, September 02, 1994 6:09 AM

To:

'vant'

Cc:

'orlando@hestia'; 'vanthof@hestia'; 'geert@hestia'; 'hopper@hestia'; 'vo@hestia'

Subject:

Re: baseplate upper drc job finished

vant sez:

The upper drc's finished for the baseplate and it's about 722kb in size.

It's location is

/u/vanthof/compass/mobi/euterpe/baseplate_upper.err

Thanks,

Dave

It looks like about 3/4th of the errors are "offgrid". The rest are width/space and cover errors.

-hopper

vant [vanthof@hestia]

Sent:

Friday, September 02, 1994 12:56 PM

To:

'Orlando Hernando'

Cc:

'Dave Van't Hof'; 'Geert Rosseel'; 'Mark Hofmann'; 'Tom Vo'

Subject:

baseplate upper drc job finished

The upper drc's finished for the baseplate and it's about 722kb in size.

It's location is

/u/vanthof/compass/mobi/euterpe/baseplate_upper.err

Thanks,

Dave

Dave

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,

Inc.

"What rolls down stairs, alone or in pairs, rolls over the neighbor's dog?

What's great for a snack and fits on your back? It's log, log, log!"
LOG from BLAMMO! (tm) All kids love Log! #incluce
<std disclaim.h>

From: Eldred Felias [efelias@poseidon]
Sent: Friday, September 02, 1994 3:06 PM

To: 'B. P. Wong'
Cc: 'Geert Rosseel'

Subject: Output from "at" job (fwd)

BP,

Here is the output for cr (ran on iss). It's clean.

Eldred

```
Forwarded message:
>From root@tomato Fri Sep 2 12:40:32 1994
>Date: Fri, 2 Sep 1994 12:40:30 -0700
>From: root@tomato (Charlie Root)
>Message-Id: <199409021940.MAA28742@tomato.microunity.com>
>To: efelias@tomato
>Subject: Output from "at" job
>Your "at" job "2002" produced the following output:
>Working cell: cr
>Using flow: /u/chip/technology/mobimos/iss//mobilvs1_p611.vc
>Translation table for Cif To Stream:
/u/chip/tools/lib/stream/mobimos1.tbl
>Current working directory: /usr/local/etc/dracjobs/isslvs Current
>Layout: cr
>rm: cannot remove `.' or `..'
>rm: cannot remove `.' or `..'
>LTLPATH:
                 /a/iss
>ISSPATH:
                 /a/iss
>ISS SYSTYPE:
                 SUN4
>ISS LSERVER:
                 hestia
>/a/iss/SUN4_verichk/vc_engine
>/***********************
> *
                IIIIIII
                          SSSSSS
                                    SSSSSS
                          S
                   Ι
                                    S
                   I
                         S
                                    S
                   I
                           SSSSS
                                    SSSSS
                   I
                                S
                                         S
                   I
                                S
                          SSSSSS
                                    SSSSSS
                IIIIII
>cdl2iss.pl
>Parsing /n/auspex/s9/efelias/vlsir/euterpe/cr.sp
>Creating schematic.iss.tmp
>Creating cell.equiv
>UNWIRE Hierarchical Netlist Wire Remover - Version BETA 1.7
>Copyright (C) Integrated Silicon Systems 1991-1993. All rights reserved.
>Creating composite LVS explode and flatten lists
```

```
>Starting date: Fri Sep 2 11:41:25 PDT 1994
>/u/chip/tools/bin/cifles -c cr -v
/n/auspex/s9/efelias/vlsir/euterpe/vlsi.boo -o 28299.cif -h cell.equiv -I
-n 28299.txt -e 1 -Y -G BBOX >>& cr.log
>/u/chip/tools/bin/ciftostrm -I 28299.cif -O datain.dat -X
/u/chip/tools/lib/stream/mobimos1.tbl -h
>Translation of 28299.cif succeeded.
>Root symbol is called ROOTCELL.
>Running vericheck
      gdsin: 5.1.2 6/22/94
      gdsout: 5.1.8 6/6/94
      herc: 2.4.2 7/21/94 lsh: 2.4.15 8/18/94
      vc_engine: 2.4.122 8/30/94
      vp: 2.4.17 7/11/94
>VeriCheck is done.
>VeriCheck (R) Hierarchical Design Verification, BETA 2.4.1
   (C) Copyright 1990, 1991, 1992, 1993, 1994.
   Integrated Silicon Systems, Inc. All rights reserved.
   This product contains confidential information and trade secrets of
   Integrated Silicon Systems, Inc. Any use or disclosure, except as
   authorized in writing by Integrated Silicon Systems, Inc., is
   prohibited. Copyright is claimed in this product as an unpublished
   work, and the copyright notice does not imply publication.
>Printing individual version numbers ...
      vericheck: 2.4.9 8/24/94
>
>Check following files for results:
     Error File = "CR.cmperr"
     Summary File = "CR.cmpsum"
>herc [options] <Netlist> <Runset>
      -e <file> : Redirect error messages to error file
                  : Set net size limit when printing connections
      -n#
      -b <block> : Set block
>
>
      -r <root>
                : Set root cell
      -s <file>
                : Redirect log messages to summary file
>
                  : Print nets with zero connections
>Check following files for results:
     Error File = "CR.ercerr"
     Summary File = "CR.ercsum"
>VeriCheck is done.
>************
>*
              Compare summary
     CRCELL#1 == CRCELL
     CRRDEC1 == CRRDEC1
     CRBBCSTM == CRBBCSTM
>
     CRSASPLAT == CRSASPLAT
     CROR2WP == CROR2WP
>
     CRADDMPL == CRADDMPL
     CRWEPLAT == CRWEPLAT
     CRGSA == CRGSA
>
     CRDDRV == CRDDRV
>
     CRLOCSA == CRLOCSA
>
     CRDINMPL == CRDINMPL
     CRDSDRV == CRDSDRV
     CRXDRV == CRXDRVR
     CRDINDRV == CRDINDRV
>
     CRBELLYBUTT == CRBELLYBUTT
```

```
CRDSPLAT == CRDSPLAT
     CRWEDRV == CRWEDRV
     CRXDRV == CRXDRV
     CRSELEF == CRSELEF
    CRASEF == CRASEF
    CRSELEFP == CRSELEFP
    CRPRE8 == CRPRE8
    CRLSA32C == CRLSA32C
    CRPRE4 == CRPRE4
    CR3PGSA == CR3PGSA
    CRRDEC == CRRDEC
    CR1COL == CR1COL
    CR8COL == CR8COLR
    CR8COL == CR8COL
    CR16COL == CR16COLR
    CR16COL == CR16COL
    CR64COL == CR64COL
    CR64COL == CR64COLR
    CRARRAY == CRARRAY
    CR3A == CR3A
    CR2A == CR2A
    CR == CR
    CRCELL#1 == CRCELL (level 8)
CRRDEC1 == CRRDEC1 (level 8)
    CRBBCSTM == CRBBCSTM (level 8)
CRSASPLAT == CRSASPLAT (level 8)
    CROR2WP == CROR2WP (level 8)
    CRADDMPL == CRADDMPL (level 8)
CRWEPLAT == CRWEPLAT (level 8)
    CRGSA == CRGSA (level 8)
    CRDDRV == CRDDRV (level 8)
    CRLOCSA == CRLOCSA (level 8)
    CRDINMPL == CRDINMPL (level 8)
    CRDSDRV == CRDSDRV (level 8)
    CRXDRV == CRXDRVR (level 8)
    CRDINDRV == CRDINDRV (level 8)
    CRBELLYBUTT == CRBELLYBUTT (level 8)
    CRDSPLAT == CRDSPLAT (level 8)
    CRWEDRV == CRWEDRV (level 8)
    CRXDRV == CRXDRV (level 8)
    CRSELEF == CRSELEF (level 8)
    CRASEF == CRASEF (level 8)
    CRSELEFP == CRSELEFP (level 8)
    CRPRE8 == CRPRE8 (level 7)
    CRLSA32C == CRLSA32C (level 7)
    CRPRE4 == CRPRE4 (level 7)
    CR3PGSA == CR3PGSA (level 7)
    CRRDEC == CRRDEC (level 6)
CR1COL == CR1COL (level 6)
    CR8COL == CR8COLR (level 5)
    CR8COL == CR8COL (level 5)
    CR16COL == CR16COLR (level 4)
   CR16COL == CR16COL (level 4)
   CR64COL == CR64COL (level 3)
   CR64COL == CR64COLR (level 3)
   CRARRAY == CRARRAY (level 2)
   CR3A == CR3A (level 1)
CR2A == CR2A (level 1)
    CR == CR (level 0)
>*********
>***********
      THERE ARE OPENS IN YOUR CIRCUIT
                                          **
>**
>**
        PLEASE LOOK IN CR.err
>**
```

```
~************
     *********
>mv CR.sum CR.err CR.cmpsum CR.cmperr CR.net CR.ercsum CR.ercerr CR.tree
schematic.iss cell.equiv edtext.dat compare
>mv: CR.ercsum: Cannot access: No such file or directory
>mv: CR.ercerr: Cannot access: No such file or directory cp -rp compare/
>/n/auspex/s9/efelias/vlsir/euterpe/cr.compare
>cp: compare//.matched/CRCELL: No such file or directory
>cp: compare//.matched/CRRDEC1: No such file or directory
>cp: compare//.matched/CROR2WP: No such file or directory
>cp: compare//.matched/CRADDMPL: No such file or directory
>cp: compare//.matched/CRWEPLAT: No such file or directory
>cp: compare//.matched/CRGSA: No such file or directory
>cp: compare//.matched/CRDDRV: No such file or directory
>cp: compare//.matched/CRLOCSA: No such file or directory
>cp: compare//.matched/CRDINMPL: No such file or directory
>cp: compare//.matched/CRDSDRV: No such file or directory
>cp: compare//.matched/CRXDRVR: No such file or directory
>cp: compare//.matched/CRDINDRV: No such file or directory
>cp: compare//.matched/CRDSPLAT: No such file or directory
>cp: compare//.matched/CRWEDRV: No such file or directory
>cp: compare//.matched/CRXDRV: No such file or directory
>cp: compare//.matched/CRSELEF: No such file or directory
>cp: compare//.matched/CRASEF: No such file or directory
>cp: compare//.matched/CRSELEFP: No such file or directory
>cp: compare//.matched/CRLSA32C: No such file or directory
>cp: compare//.matched/CRPRE4: No such file or directory
>cp: compare//.matched/CR3PGSA: No such file or directory
>cp: compare//.matched/CR1COL: No such file or directory
>cp: compare//.matched/CR8COLR: No such file or directory
>cp: compare//.matched/CR8COL: No such file or directory
>cp: compare//.matched/CR16COLR: No such file or directory
>cp: compare//.matched/CR16COL: No such file or directory
>cp: compare//.matched/CR64COL: No such file or directory
>cp: compare//.matched/CR64COLR: No such file or directory
>cp: compare//.matched/CRARRAY: No such file or directory
>cp: compare//.matched/CR: No such file or directory cat cr.log >>
>/n/auspex/s9/efelias/vlsir/euterpe/cr.compare/cr.lvslog
>ISS LVS completed
```

tbr

Sent:

Friday, September 02, 1994 11:11 PM

То:

'woody'

Subject:

gt

Follow Up Flag: Follow up

Flag Status:

Red

I get this warning from v2e when compiling the top level: Translating Verilog source

(?V2E) ***WARNING*** Illegal port connection on Port "ibWe_N[0]" of instance "gt" of module "gt" Writing output to tbr3_euterpe.v2e

I think it's a floating inverting input (which topt would tie to vref). is this intended? (BOM 107)

From: Lisa Robinson [lisar@rhodan]

Sent: Friday, September 02, 1994 11:13 PM

To: 'cadettes@rhodan'

Cc: 'jeffm@rhodan'; 'mws@rhodan'; 'sysadm@rhodan'; 'tbr@rhodan'

Subject: nosferatu

The VXI license has expired and I can't build a euterpe edif netlist for zycad simulation.

Could someone please set the date on nosferatu to August 25th.

Many thanks.

Lisa R.

Exhibit C6

tbr

Sent:

Saturday, September 03, 1994 1:26 AM

To:

'hopper'

Subject:

ea cell

Follow Up Flag: Follow up

Flag Status:

Red

topt is reporting:

Reading Legal Cell List file /n/auspex/s15/tbr/euterpe/proteus/exlax/toptList ReadLegalCellFile: Warning! No atoms info for eawdr5ffnf4s3x4a

(this on a design with no exlax arrays).

tbr

Sent:

Saturday, September 03, 1994 2:11 AM

To:

'woody'

Cc:

'mws'

Subject:

gt

Follow Up Flag: Follow up

Flag Status:

Red

There is definitely something wrong with gt (BOM 107). Besides the previous undriven net I found I also get this warning at the top level frm v2e:

"tbr3_euterpe.v", 1906: warning! port sizes differ in port connection (port 71) "tbr3_euterpe.v", 1906: warning! port sizes differ in port connection (port 72)

1906 is the gt instantiation.

From: Mark Hofmann [hopper@boreas]

Sent: Saturday, September 03, 1994 9:37 PM

To: 'Tim B. Robinson'

Cc: 'Brian Lee'; 'vant@boreas'

Subject: Re: ea cell

Tim B. Robinson sez:

topt is reporting:

Reading Legal Cell List file /n/auspex/s15/tbr/euterpe/proteus/exlax/toptList ReadLegalCellFile: Warning! No atoms info for eawdr5ffnf4s3x4a

(this on a design with no exlax arrays).

Hmm. I'm a little confused on this one. /u/chip/proteus/exlax/toptList _does_mention eawdr5ffnf4s3x4a but the Makefile in elibsrc looks like it ought no longer to produce any eawdr* type cells (the new clock scheme has Exlax switching over to ealporl* cells). Perhaps a make clean is in order?

-hopper

Exhibit C6

tbr

Sent:

Saturday, September 03, 1994 9:40 PM

To:

'Mark Hofmann'

Cc:

'Brian Lee'; 'vant@boreas'

Subject:

Re: ea cell

Follow Up Flag: Follow up

Flag Status:

Red

Mark Hofmann wrote (on Sat Sep 3):

Tim B. Robinson sez:

topt is reporting:

Reading Legal Cell List file /n/auspex/s15/tbr/euterpe/proteus/exlax/toptList ReadLegalCellFile: Warning! No atoms info for eawdr5ffnf4s3x4a

(this on a design with no exlax arrays).

Hmm. I'm a little confused on this one. /u/chip/proteus/exlax/toptList does_ mention eawdr5ffnf4s3x4a but the Makefile in elibsrc looks like it ought no longer to produce any eawdr* type cells (the new clock scheme has Exlax switching over to ealporl* cells). Perhaps a make clean is in order?

probably worth it if we think everything is otherwise stable.

Jay Tomlinson [woody@pegasus]

Sent:

Saturday, September 03, 1994 10:54 PM

To:

'Tim B. Robinson'

Subject: gt

Tim B. Robinson wrote (on Fri Sep 2):

I get this warning from v2e when compiling the top level: Translating Verilog source

(?V2E) ***WARNING*** Illegal port connection on Port "ibWe_N[0]" of instance "gt" of module "gt" Writing output to tbr3_euterpe.v2e

I think it's a floating inverting input (which topt would tie to vref). is this intended? (BOM 107)

Tim

No this is not intended. This is from a pla. I will look at see if I see anything wrong.

Jay

tbr

Sent:

Saturday, September 03, 1994 11:21 PM

To:

'Jay Tomlinson'

Cc:

'billz@nosferatu'; 'dickson@nosferatu'; 'Lisa Robinson'; 'mws@nosferatu'

Subject:

BOM108

Follow Up Flag: Follow up

Flag Status:

Red

Jay Tomlinson wrote (on Sat Sep 3):

Lisa Robinson wrote (on Fri Aug 26):

So far 3 tests have failed, gtlb, exmaskeasy and store.

(The store looks like one cylinder got it wrong! I'll point you at a dump later).

I have been trying to figure out why gtlb fails. It runs okay in verilog both with the real and behavioral gtlb. However I do get the message:

Warning! Port sizes differ in port connection (port 26) [Verilog-PCDPC] "gt/gt.v", 86: snakeAddr

Warning! Port sizes differ in port connection (port 27) [Verilog-PCDPC] "gt/gt.v", 86: snakeAddr_N

When I compile. I can't find the difference though - I've looked pretty hard!

Lisa R.

In gt.V I define snakeAddr as 47:0, but I actually only drive 10:5. Could this cause the problem?

Should be OK if there is nothing connected to the other bits. But if something else is hooked to them we will have floating inputs.

From: vant [vanthof@hestia]

Sent: Sunday, September 04, 1994 11:39 AM

To: 'Tim B. Robinson'

Cc: 'hopper@boreas'; 'vant@boreas'

Subject: Re: new Planet, T2pla, Plat being installed

Tim B. Robinson writes:

>

> If ound there was another tmp file specified on the command line that >was not unique. I fixed that. Even if the cells were uniqu, we >always as a procaution remove the xshadowx before it starts, so of >course one run clobbers another there. And, in this case I was in the >ged/pl directory compiling the plls, which do share common sub cells, >so there'd probably be trouble from that. >

The approach we took at mips was to have a common xshadowx location for every job on a disk accessable to everyone. This had two affects:

- compiles were significantly faster since the compiler only had to check for things out of date and recompile those
- disk space savings as there were no redundant xshadowx directories lieing around.

An approach we might want to look into is to have a common xshadowx directory for each 'chip'. such as one for euterpe, calliope, proteus, etc. That way if someone has a local copy of euterpe, but references the common proteus, the only things getting compiled would be for the local euterpe. This does have a disk space impact as these directories would need to be left around.

Anyway, just a thought. Dave

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering, Inc. "What rolls down stairs, alone or in pairs, rolls over the neighbor's dog? What's great for a snack and fits on your back? It's log, log, log!"

LOG from BLAMMO! (tm) All kids love Log! #incluce <std_disclaim.h>

tbr

Sent:

Sunday, September 04, 1994 1:00 PM

To:

'vant'

Cc:

'hopper@boreas'; 'vant@boreas'

Subject:

Re: new Planet, T2pla, Plat being installed

Follow Up Flag: Follow up

Flag Status:

Red

vant wrote (on Sun Sep 4):

Tim B. Robinson writes:

>

>I found there was another tmp file specified on the command line that >was not unique. I fixed that. Even if the cells were uniqu, we >always as a procaution remove the xshadowx before it starts, so of >course one run clobbers another there. And, in this case I was in the >ged/pl directory compiling the plls, which do share common sub cells, >so there'd probably be trouble from that. >

> >Tim >

The approach we took at mips was to have a common xshadowx location for every job on a disk accessable to everyone. This had two affects:

- compiles were significantly faster since the compiler only had to check for things out of date and recompile those
- disk space savings as there were no redundant xshadowx directories lieing around.

An approach we might want to look into is to have a common xshadowx directory for each 'chip'. such as one for euterpe, calliope, proteus, etc. That way if someone has a local copy of euterpe, but references the common proteus, the only things getting compiled would be for the local euterpe. This does have a disk space impact as these directories would need to be left around.

Anyway, just a thought.

My understanding was that removing the xshadowx was not to save disk space, but rather because the compiler was not always reliable in deciding when to recompile.

From: Richard Dickson [dickson@demeter]

Sent: Sunday, September 04, 1994 1:36 PM

To: 'tbr@demeter'
Subject: es placement

tim,

i've updated everything that you suggested but it still doesn't work for me. see .. dickson/euterpe/verilog/bsrc/es/aaa

that my log file of my last 'gmake esgards'

egeclockbias is not placing for some reason. all the es parts place ok tho.

dickson

tbr

Sent:

Sunday, September 04, 1994 1:37 PM

To:

'Richard Dickson'

Subject:

es placement

Follow Up Flag: Follow up

Flag Status:

Red

Richard Dickson wrote (on Sun Sep 4):

tim,

i've updated everything that you suggested but it still doesn't work for me. see .. dickson/euterpe/verilog/bsrc/es/aaa

that my log file of my last 'gmake esgards'

egeclockbias is not placing for some reason. all the es parts place ok tho.

OK, looking now.

tbr

Sent:

Sunday, September 04, 1994 1:46 PM

To:

'Richard Dickson'

Subject:

es placement

Follow Up Flag: Follow up

Flag Status:

Red

Richard Dickson wrote (on Sun Sep 4):

tim,

i've updated everything that you suggested but it still doesn't work for me. see .. dickson/euterpe/verilog/bsrc/es/aaa

that my log file of my last 'gmake esgards'

egeclockbias is not placing for some reason. all the es parts place ok tho.

First, please update verilog/bsrc/pimlib.pl.

There is something odd about the dates:

```
208 -rw-r--r-- 1 dickson 198747 Sep 3 18:15 es-pass1.pim
208 -rw-r--r-- 1 dickson 198747 Sep 3 18:16 es.pim
 1 -rw-r--r- 1 dickson
                         632 Sep 3 15:51 genpim.pl
 1 -rw-r--r 1 dickson
                         433 Sep 3 15:51 pimlib.pl
```

See how es-pass1.pim looks older than es.pim? The log does not show es-pass l.pim getting generated at all. I found a missing dependency in the es/Makefile (as a result of the change I made, sorry). It must have worked for me because I had a clean start. I checked in a new Makefile in es. Please update that too and run again.

Sorry for the hassle.

From: Sent: Tim B. Robinson [tbr@aphrodite] Sunday, September 04, 1994 1:52 PM

To:

'geert@aphrodite'

Cc:

Subject:

'brianl@aphrodite'; 'vanthof@aphrodite'

custom timing file

I am still seeing:

Unknown fanin 1 intrinsic delay sc1p3 in /n/auspex/s15/tbr/euterpe/proteus/custom/time/tim.lib at line 67 Unknown fanin 1 intrinsic delay sc1p3 in /n/auspex/s15/tbr/euterpe/proteus/custom/time/tim.lib at line 72 Unknown fanin 1 intrinsic delay sc1p3 in /n/auspex/s15/tbr/euterpe/proteus/custom/time/tim.lib at line 77 Unknown fanin 1 intrinsic delay sc1p3 in /n/auspex/s15/tbr/euterpe/proteus/custom/time/tim.lib at line 82

tbг

Sent:

Sunday, September 04, 1994 2:27 PM

To:

'vanthof'

Subject:

Possible topt problem

Follow Up Flag: Follow up

Flag Status:

Red

I am getting complaints from slnet of the form:

- (* 14334 *) RG/RGPC/UPCPLR1/U23.Q_AD0PH, RG/RGPC/UPCPLR2/U23.D0_ADMPH, [EUTERPE]
- ** SDL Parser Error 8 ** Symbol pin not defined on the logic description.
- (* 14395 *) RG/RGPC/UPCPLR1/U15.Q_AD0PH, RG/RGPC/UPCPLR2/U15.D0_ADMPH,
- ** SDL Parser Error 8 ** Symbol pin not defined on the logic description.
- (* 14861 *) RG/RGPC/UPCPLR1/U47.Q_AD0PH, RG/RGPC/UPCPLR2/U47.D0_ADMPH,
- ** SDL Parser Error 8 ** Symbol pin not defined on the logic description.

I believe these may be the very gates that you had to deal with where the sub block says make them full swing, then at the top level after pruning they become half swing. The output pin names may be gatting written out in correctly. I do notice the following in the sdl file (note lowe case 'h') but I think it's unrellated, because the cells in question should be xbff's of ome sort, not xbffe's.

NAME: xbffedh2s;

TYPES: ;

EXT:: phi_a2p1c, phi_b2p1c, phi_a2p2c, phi_b2p2c, D0_ADMPH, D0_ANDMPH,

Q_AD1Ph, Q_AND1Ph; INPUTS: .phi_a2p1c, .phi b2p1c, .phi_a2p2c, .phi_b2p2c, .D0_ADMPH,

.D0_ANDMPH;

OUTPUTS: .Q_AD1Ph, .Q_AND1Ph;

END; ENDC;

The evidence is in my bsrc/gards/tbr2_euterpe.....

tbr

Sent:

Sunday, September 04, 1994 2:36 PM

To:

'vanthof'

Subject:

topt problem

Follow Up Flag: Follow up

Flag Status:

Red

OK. Loads of confusion. The relevant sld file is bsrc/gards/tbr2 euterpe-iter.sdl. The relevant info is:

xbffdf6s: rg/rgpc/UpcPlR1/u39, rg/rgpc/UpcPlR1/u23, rg/rgpc/UpcPlR1/u15, rg/rgpc/UpcPlR1/u7, rg/rgpc/UpcPlR1/u3, rg/rgpc/UpcPIWQ/u62, rg/rgpc/UpcPIWQ/u61, rg/rgpc/UpcPIWQ/u60;

rg/rgpc/pcPlR1<23>(PINCAPACITANCE="",RESISTANCE="",CAPACITANCE="")= rg/rgpc/UpcPlR1/u23.Q_AD0PH, rg/rgpc/UpcPlR2/u23.D0_ADMPH, rg/rgpc/UpcPlIncR1/Uinc2/Us/u7.D0_AD0PH, rg/rgpc/UpcPlIncR1/Uinc2/Us/u7.D1_AND0PH;

ie it's a full swing gate, yet the netlist section calls out an AD0PH output pin name.

From: vant [vanthof@hestia]

Sent: Sunday, September 04, 1994 4:27 PM

To: 'Tim B. Robinson'
Cc: 'vanthof@aphrodite'

Subject: Re: topt problem

Tim B. Robinson writes:

> >

>OK. Loads of confusion. The relevant .sld file is >bsrc/gards/tbr2_euterpe-iter.sdl. The relevant info is:

Well, I'm back on line. We just got back and I'll take a look at this.

Thanks, Dave

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering, Inc. "What rolls down stairs, alone or in pairs, rolls over the neighbor's dog? What's great for a snack and fits on your back? It's log, log, log!"

LOG from BLAMMO! (tm) All kids love Log! #incluce <std_disclaim.h>

Tom Vo [vo@merope]

Sent:

Tuesday, September 06, 1994 12:49 PM

To:

'Tom Laidig'

Cc:

'vanthof@hestia'; 'solo@clio'; 'bpw@clio'; 'lisar@clio'; 'tbr@clio'; 'cadettes@clio'; 'tom@clio';

'vo@clio'; 'geert@clio'

Subject:

Re: ctag and cr metal 5

Tom Laidig wrote
>I agree that this should be checked, but I _think_ this is a real
>error. Unless the rules have been changed since I last heard, custom
>blocks are supposed to be multiples of 24u, and they're supposed to be
>placed on multiples of 24u, so we can be sure there's an obvious way

I did not know about this rule . The rule I've been using for both calliope and euterpe .

In the x direction , place on 4u grid In the y direction , place on 24u grid

If a cell is intended to be rotated when placed , then both its x and y dimensions has to be a multiple of 24u .

tvo

Geert Rosseel [geert@ambiorix]

Sent:

Tuesday, September 06, 1994 2:20 PM

To:

'fwo@pelagon'; 'tom@clio'; 'vo@merope'

Cc:

'bpw@clio'; 'cadettes@clio'; 'geert@clio'; 'lisar@clio'; 'solo@clio'; 'tbr@clio'; 'vanthof@hestia'

Subject:

Re: ctag and cr metal 5

>To greatly simplify the assembly process, Geert has had the layout >staff place > M5 on a 24um by 24um grid so that layouts could be placed in any orientation.

Hi,

I don't think the above is true. We are still living by the rules that Tom Vo mentioned: 4U in X and 24 u in Y except for blocks that will get rotated which need 24u spacing on all sides. On calliope, most blocks were analog blocks and since we did not know their orientation, we defaulted to 24 on all sides

On Euterpe, I believe most blocks follow the 24x24 rules, but the register file does not.

Geert

'geert@ambiorix'; 'tom@clio'; 'vo@merope' To: 'bpw@clio'; 'cadettes@clio'; 'geert@clio'; 'lisar@clio'; 'solo@clio'; 'tbr@clio'; 'vanthof@hestia' Cc: Re: ctag and cr metal 5 Subject: > Geert sez: > >To greatly simplify the assembly process, Geert has had the layout staff place > > M5 on a 24um by 24um grid so that layouts could be placed in any orientation. Ηi, I don't think the above is true. We are still living by the rules Tom Vo > mentioned: 4U in X and 24 u in Y except for blocks that will get rotated > which need 24u spacing on all sides. On calliope, most blocks were analog blocks > and since we did not know their orientation, we defaulted to 24 on all sides On Euterpe, I believe most blocks follow the 24x24 rules, but the register file

Fred Obermeier [fwo@pelagon]

Geert

Tuesday, September 06, 1994 2:41 PM

Then I must not have remembered this quite right. In any event, maybe we could change the new 24um x 24um check into a 4um in the X and 24um in the Y check. This check is better than no check at all.

Fred.

>

> does not.

From:

Sent:

From: Lisa Robinson [lisar@rhodan]

Sent: Tuesday, September 06, 1994 2:56 PM

To: 'Bob Morgan'; 'fur@rhodan'

Cc: 'paulb@mercury'; 'tbr@mercury'

abbott

Subject: microarch manual terminology

In-Reply-To: <199409061632.JAA21522@mercury.microunity.com> References: <199409061632.JAA21522@mercury.microunity.com>

Bob Morgan wrote (on Tue Sep 6):

Lisa,
What do you think about Scott's idea? Should we just use "thread"?
Thanks,
Bob

---- Begin Included Message ----

>From fur@quetzalcoatl Fri Sep 2 20:29:34 1994

Date: Fri, 2 Sep 94 20:29:37 -0700 From: fur@quetzalcoatl (Scott Furman)

To: bobm@quetzalcoatl

Subject: microarch manual terminology

Content-Length: 599

I've noticed the use of the word "cylinder" in the microarch document. Internally, we do indeed use this term, but it will mean nothing to anyone outside the company. I think that it's confusing to make up another word when there are already so many equivalent ones available: processor, PE (processing element), hardware thread, etc.

(The term was coined in a meeting at which some early, dissappointing simulation results were presented. Mouss noted that Euterpe was like an engine with only one of its cylinders firing.)

I suggest that we denigrate the use of the word "cylinder".

-Scott

---- End Included Message -----

Curtis had stated in a section that was incorporated into the Uarch document

"We will generally call each hardware thread a cylinder to make it easier to distinguish from a software thread."

If distinction is necessary then the term cylinder is desirable since it is already embedded in much of the hardware and software design.

Although cylinder may not be commonly used in this context. It does not preclude us from using it here provided we adequately explain the

context in which it is being used. (I quite like the term, after all we are engineers!)

Lisa R.

Exhibit C6

Tuesday, September 06, 1994 3:26 PM Sent: 'Fred Obermeier' To: 'geert@ambiorix'; 'tom@clio'; 'vo@merope'; 'bpw@clio'; 'cadettes@clio'; 'geert@clio'; 'lisar@clio'; Cc: 'solo@clio'; 'tbr@clio'; 'vanthof@hestia' Subject: Re: ctag and cr metal 5 as Fred Obermeier was saying > Geert sez: ..> >To greatly simplify the assembly process, Geert has had the layout staff place ..>> M5 on a 24um by 24um grid so that layouts could be placed in any orientation. ..> Hi, .,> .. I don't think the above is true. We are still living by the rules that Tom Vo .. > mentioned: 4U in X and 24 u in Y except for blocks that will get rotated .. > which need 24u spacing on all sides. On calliope, most blocks were analog blocks .. > and since we did not know their orientation, we defaulted to 24 on all sides ..> ..> .. > On Euterpe, I believe most blocks follow the 24x24 rules, but the register file ..> does not. ..> ..> ..> Geert .. Then I must not have remembered this quite right. ..In any event, maybe we could change the new 24um x 24um check into ..a 4um in the X and 24um in the Y check. This check is better than .. no check at all. ..Fred. vo tells me some cells are placed rotated so this won't work. EMail solo@microunity.com solo a.k.a. John Campbell phone 408 734-8100 fax 408 734-8136

From:

John Campbell [solo@abderus]

Mark Hofmann [hopper@cyclops]

Sent:

Wednesday, September 07, 1994 11:22 AM

To:

'Fred Obermeier'

Cc:

'fwo@pelagon'; 'geert@cyclops'; 'mudge@cyclops'; 'vo@cyclops'; 'vant@cyclops'

Subject:

Re: S.t. and gridness

Fred Obermeier sez:

Mark.

Thanks for the all the leg work.

It looks like your e-mail referred to external pads. External pads don't cause problem if they are on grid. External pads are on grid if they are generated using the baseplate/Makefile.base. Internal pads can be offgrid if the cell is rotated or not appropriate placed.

The problem with orchis is that the cell that contained the pad ring was on grid, but the pad ring was manually placed within testram offset by 200 by 200. 200 was not a mutiple of 24. Effort was taken on testram to put the internal pads back onto the 4 by 24 grid, but the external pad ring was not checked.

In order to kludge orchis, the entire testram was offset back by 200 by 200 within floorplan.ly. This resulted in making the few internal pads offgrid instead of the many outer pad ring. I designed special internal pad cells to correct for the loss of 4um in the vertical direction.

The only work remaining on orchis should be to figure out how to remove the layers that Dave said cause DRC and LVS problems. Something probably has to be drawn in one of the cells on some layer to cut out the layers that Dave reported earlier.

The root problem is that test ram started using the usual flow from baseplate/Makefile.base, but the cell structure was thrown away. But our s.t.'s are built relying on this very cell structure. The padring for both the die and s.t. are derived from the common padlist.lst file. Unfortunately, the original padlist.lst was discarded and had to be rebuilt by hand.

I think an important lesson learned from orchis is that if we want to automatically build an s.t., we should stick to the structure already set up by baseplate/Makefile.base.

Additional constraints need to be placed on the internal pad cells especially if the user wants a SM2 power plane. For orchis, we were lucky that the bias generating pads were far enough apart so that Vpp could be routed on SM2/SM3 to the internal pad.

Fred.

And:

Mark,

I should add that the desire is to try to catch some of the problems before building the S.t. Even a 4um by 24um grid check would help a lot. The final check will be to build an s.t. and run DRC and LVS.

Of course it would be better to check as much before die + s.t. checks. There are some internal pad to internal pad spacing checks we can perform.

Tom V says:

The randomness in the internal pads come from custom blocks being moved around ,

For example , the gtlb has changed positions and orientation several times on euterpe . A custom block can be mirrored , rotated to make efficient routing an d packing . You can't

always know ahead of time what orientation the block will finally assume .

Sure , we can redo the custom layouts orientation such that all blocks can be placed with a standard orientation today . But we can't guarantee that we won't move things around tommorow . Or another variant of calliope or euterpe won't want a different floorplan with the same proteus blocks oriented differently .

I say:

Let's do the following: Take the quickest route out of this mess to get Orchis done. we screwed up and did not do Orchis properly- in the future we won't do that, we'll follow our ground rules instead. that will prevent this problem in the future. For now, let's take whatever shortcut we need to get this done. That means not doing a full DRC check if things are too complicated and also doing things manually. Presumably we'll only have to do these things this once. So: let's DRC check for gridness as best we can at the top-level only, let's freeze Orchis and then get the s.t. to work with that frozen design.

Comments?

-hopper
is today, let's fr

abbott

Sent:

Wednesday, September 07, 1994 3:07 PM

To:

'jsw'

Subject:

tasks

Looking at the tasks board, isn't your task "DLWS on terp, tuning real-time part" done? (Or in remission?)

Also, it looks like the next one "DLWS on terp, API" is quite close. Care to hazard some dates?

- Curtis

Tom Vo [vo@merope]

Sent:

Wednesday, September 07, 1994 5:09 PM

To:

'Mark Hofmann'

Cc:

'fwo@cyclops'; 'geert@cyclops'

Subject:

Re: S.t. and gridness

Mark Hofmann wrote
>
>Tom Vo sez:
> More confusion still . I thought the problem is with the internal pads , not
> the ones forming the I/O structures .
> >Tom> What's the current layout of the internal pads? Can we standardize on that?

The randomness in the internal pads come from custom blocks being moved around , For example , the gtlb has changed positions and orientation several times on euterpe . A custom block can be mirrored , rotated to make efficient routing and packing . You can't always know ahead of time what orientation the block will finally assume .

Sure , we can redo the custom layouts orientation such that all blocks can be placed with a standard orientation today . But we can't guarantee that we won't move things around tommorow . Or another variant of calliope or euterpe won't want a different floorplan with the same proteus blocks oriented differently .

tvo

From: Sent:

Gregg Kellogg [gregg@scylla.microunity.com] Wednesday, September 07, 1994 7:31 PM

To:

'lisar'

Subject:

Architecture Doc

I'd like to get a copy of the Terpsichore System Architecture Doc. I've a borrowed version dated 4/14/93, perhaps there's something more up-to-date by now. I understand that you're to one to talk to about this.

Gregg Kellogg

Gregg Kellogg gregg@microunity.com

Geert Rosseel [geert@rhea] From: Wednesday, September 07, 1994 8:24 PM Sent: 'geert@rhea' To: pager log, sender copy Subject: page from geert to geert: pageme gmake geert_euterpegards start:Sep_07_18:14 end: Sep_07_18:22 exit [Connected] sending: \015 recv (want ID=/3): ID= -- got it sending: \033 sending: M sending: \015
sending: \012 recv (want \012\015\012\015/4): \012\015\012\015 -- got it recv (want Enter the Pager ID, then RETURN/31): Enter the Pager ID, then RETURN -- got it sending: 697-3868\015pageme gmake geert_euterpegards start:Sep_07_18:14 end: Sep 07_18:22 exit 1\015 paging geert: recv (want \015/1): . \012\015 -- got it recv (want Thank You./10): Enter the Message, then RETURN. \015\006\015\012\015Thank You. -- got it Page accepted. sending: exit\012 recv (want \015/1): \012\015 -- got it

From: Mark Hofmann [hopper@cyclops]

Sent: Thursday, September 08, 1994 6:57 AM

To: 'Alan Corry'

'Mark Semmelmeyer'; 'Tim B. Robinson' Cc:

Subject: Re: makefile for gards stuff

Alan Corry sez:

I started a gards build from scratch for a new directory UU, and when I say

gmake uugards

it tries to build gards/uu.dff and says it can't, it just gives up. Now if I say:

gmake gards/uu-pass1.pif

it will do this.

agc gamorra(79):~/euterpe/verilog/bsrc/uu> gmake uugards gmake gards/uu.dff gmake[1]: Entering directory '/N/auspex/root/s33/agc/euterpe/verilog/bsrc/uu' gmake[1]: *** No rule to make target 'gards/uu.dff'. Stop. gmake[1]: Leaving directory '/N/auspex/root/s33/agc/euterpe/verilog/bsrc/uu' gmake: *** [uugards] Error 1

I've modified the \$(PREIFX)gards target from \$(MAKE) gards/\$(PREFIX).dff to \$(MAKE) gards/\$(PREFIX)-pass1.dff

Things seem to work better now.

-hopper

From: Bruce Bateman [stick@kephalos]

Sent: Thursday, September 08, 1994 12:34 PM

To: 'geert@kephalos'; 'tbr@kephalos'; 'mws@kephalos'; 'woody@kephalos'; 'bpw@kephalos'

Subject: .tim, .cap, and .dc files for cache, cahalf, and ctag

.tim, .cap, and .dc files have been created/updated for the cache and tag arrays. The .cap numbers for the cache have been updated to reflect the "reduced capacitance" of the high order read-port address lines whereas the values in the cahalf still contain the old "higher" values. You will recall that this "change" was made just before the euterpe tapeout and thus does not effect the current "snapshot" of calliope.

The .cap values for the ctag now reflect the actual capacitances for the ctag whereas previously we had assumed that they were essentially the same as the cache. For this go-round, I went into the layout and measure actual wire lengths on the ctag.

The values in the .tim file are somewhat "bogus" in that the cache/tag arrays are asyncronous and don't interface directly with the clock tree. Per Mark's suggestion, I have put the following values in:

clk_to_q 1.45ns

This represents the 1.24ns read-port access time (2.9v, 125C, -2 sigma N/P/B models) plus 200ps for the external latchs in the SOFA.

setup 1.30ns

This represents the required write-port address setup to the begining of the write pulse. This time is very conservative, but is used is based on the assumption that the write pulse will be timed to follow the address by two clocks.

These files have all been checked in, but I have not releaseborn'ed them please feel free to modify and/or release them as appropriate.

BB

Fred Obermeier [fwo@pelagon]

Sent:

Thursday, September 08, 1994 4:22 PM

To:

'fwo@pelagon'; 'hopper@cyclops'

Cc:

'geert@cyclops'; 'mudge@cyclops'; 'vant@cyclops'; 'vo@cyclops'

Subject:

Re: S.t. and gridness

Hi all,

This M5 stuff looks complicated, but really shouldn't be.

When I first spoke with Haim about implementing such a rule, I said that orchis is a good example of a design that should fail this check while calliope should pass this check. We should ignore these M5 error messages on the internal pads for orchis. The only thing that needs to be completed for orchis s.t. is to remove overlapping mobieclium_noxtors from baseplate/orchistop. The testram should probably have this layer, but nothing else in the orchistop hierarchy should have it.

Off hand, I'm not sure what change has to be made to orchis/baseplate/Makefile to subtract this layer from the correct layout cell.

- > Vant sez:
- > There are mobieclium noxtors
- > placed on top of the wafflization inside the testram area which causes major
- > drc violations and shorts.

Also, Dave reported some shorts problems:

Later e-mail said that some of these should have gone away. Vssi should be shorted to Vss as per stick, Vpp is routed directly out the Vpp pad on both the die and s.t. SM2/SM3 layers. Vdde_sense is usually shorted to vdde on the internal s.t. SM3 vdde power plane as done for calliope and euterpe.

And Vddi should be shorted to vdde as per stick.

All in all, the orchis s.t. should be correct, but we just have to make the corresponding changes to get the DRC's and LVS's jobs to pass.

Fred.

vant [vanthof@hestia] Thursday, September 08, 1994 4:48 PM Sent: 'Fred Obermeier' To: 'fwo@pelagon'; 'hopper@cyclops'; 'geert@cyclops'; 'mudge@cyclops'; 'vant@cyclops'; Cc: 'vo@cyclops' Subject: Re: S.t. and gridness Fred Obermeier writes: >> Vant sez: >> There are mobieclium noxtors >> placed on top of the wafflization inside the testram area which >> causes major >> drc violations and shorts. >Also, Dave reported some shorts problems: 1 SHORT DISCARDED >> */W* WARNING ** TEXT : VSSI >> */W* WARNING ** TEXT : VPP 1 SHORT DISCARDED >> */W* WARNING ** TEXT : VDDE SENSE 1 SHORT DISCARDED >> */W* WARNING ** TEXT : VDDI 1 SHORT DISCARDED >Later e-mail said that some of these should have gone away. Vssi >should be >shorted to Vss as per stick, Vpp is routed directly out the Vpp pad on >the die and s.t. SM2/SM3 layers. Vdde sense is usually shorted to vdde on >the internal s.t. SM3 vdde power plane as done for calliope and euterpe. >And Vddi should be shorted to vdde as per stick. >All in all, the orchis s.t. should be correct, but we just have to make >corresponding changes to get the DRC's and LVS's jobs to pass. >Fred. The problem with the above shorts is that there is a VSS shorted to VPP and to VDDI and VDDE SENSE. I believe this might be caused by the fact atoms are placed in areas where thy shouldn't be. Once this is fixed, I'll start up another shorts/lvs run and see if this problem goes away. My fear is that it won't, but we can hope. Thanks, Dave vanthof@microunity.com MicroUnity Systems Engineering, Dave Van't Hof Inc. "What rolls down stairs, alone or in pairs, rolls over the neighbor's dog? What's great for a snack and fits on your back? It's log, log, log!" LOG from BLAMMO! (tm) All kids love Log! #incluce <std disclaim.h>

From:

From: Sent:

Lisa Robinson [lisar@polyhymnia] Friday, September 09, 1994 10:27 AM 'craig@polyhymnia'; 'lisar@polyhymnia'

To: Subject:

Registered copy generated

Copy created by:

lisar

Copy created at:

Fri Sep 9 08:27:14 PDT 1994

Copy number:

273

Copy registered to: Gregg Kellogg

Input file:

/u/craig/documents/Terpsichore/Terpsichore.macps.gz.des

Output file:

/u/craig/documents/Terpsichore/Terpsichore.ps

Printed to:

rsh plotter lpr -PCraig

Recorded in file:

/u/craig/documents/RegistrationLog

[This message generated by /u/craig/bin/macpstops]

From:
Sent:
Friday, September 09, 1994 10:47 AM
To:
Geert Rosseel'; 'Brian Lee'
'vant@cyclops'
Subject:

Mark Hofmann [hopper@cyclops]
Friday, September 09, 1994 10:47 AM
'Geert Rosseel'; 'Brian Lee'
'vant@cyclops'
tim.lib tweak

Hi,

I'm seeing:
Reading Cap/Delay table file
/n/auspex/s32/hopper/chip/euterpe/proteus/leafgen/time/tim.lib

Warning! clk_to_q gate fanin 1 timing value = 0.0 for cell xbhrdf8s at line 135718
Warning! clk_to_q flipflop fanin 1 timing value = 0.0 for cell xbhrdf8s at line 135729
Warning! clk_to_q latch fanin 1 timing value = 0.0 for cell xbhrdf8s at line 135730
Warning! clk_to_q hrflop fanin 1 timing value = 0.0 for cell xbhrdf8s at line 135751
Warning! clk_to_q gate fanin 1 timing value = 0.0 for cell xbhrdf16s at line 135810
Warning! clk_to_q flipflop fanin 1 timing value = 0.0 for cell xbhrdf16s at line 135821
Warning! clk_to_q latch fanin 1 timing value = 0.0 for cell xbhrdf16s at line 135843
Warning! clk_to_q flipflop fanin 1 timing value = 0.0 for cell xbhrdf16s at line 135843
Warning! clk_to_q flipflop fanin 1 timing value = 0.0 for cell xbhrdf24s at line 135866
Warning! clk_to_q latch fanin 1 timing value = 0.0 for cell xbhrdf24s at line 135868
Warning! clk_to_q latch fanin 1 timing value = 0.0 for cell xbhrdf24s at line 135868
Warning! clk_to_q gate fanin 1 timing value = 0.0 for cell xbhrdf24s at line 135889
Warning! clk_to_q gate fanin 1 timing value = 0.0 for cell xbhrdf32s at line 135902
Warning! clk_to_q flipflop fanin 1 timing value = 0.0 for cell xbhrdf32s at line 135913
Warning! clk_to_q latch fanin 1 timing value = 0.0 for cell xbhrdf32s at line 135913
Warning! clk_to_q latch fanin 1 timing value = 0.0 for cell xbhrdf32s at line 135913

When I run topt. Could you someone please have a look?

thanks,hopper

Wayne Freitas [wayne@echidna] Friday, September 09, 1994 1:24 PM

Sent: To:

'hestia@echidna'

Subject:

Certification Consultants and UL meeting minutes

FYI,

Over the last several months we have been in the process of evaluating potential vendors to help us in the certification process for Hestia. Below is the list of consultants for the individual areas and a brief status of where we currently stand.

UL/CSA

Safety Engineering 170 Knowles Drive Los Gatos, Ca. (408) 379-7470

Contact: Lee Ould Jr., Lee Ould III

See meeting minutes below for current status.

Part 68 (Phone) Clifford Technologies 962 Coyote St. Milpitas, Ca. (408) 942-8925

Contact: Cliff Denchfield

Meeting to be scheduled for end of next week to begin reviewing phone parts list and layout requirements. If your interested in attending meeting please let me know.

EMC

C & C Laboratory 49000 Milmont Drive Fremont, Ca. (510) 440-3838 Contact:

Chris Kendall Clark Vitek Sid Johnson

Open Site Testing 11825 Niles Canyon Rd. Sunol, Ca.

CKC Laboratory 1100 Fulton Place Fremont, Ca. (510) 226-8534 Contact:

> Kent Chesley Carl Felts

Open Site Testing 1653 Los Viboras Hollister, Ca.

C & C Labs and CKC Labs both have engineering facilities and consultants available in Fremont for EMC, IEC, and FCC testing. will arrange to have them come in in a few weeks to provide consultation and review on EMC concerns/requirements pertaining to the main and bandpass PWB's. Please let me know if your interested in attending this meeting.

Meeting minutes from UL review (I have lousy notes so anyone who attended please feel free to add-on anything I missed).

Attendee's: Graham, Tom E., Vijay, John R., Noel, Lee Ould Jr. & III.

Lee Ould gave a presentation of services provided, and what to expect when going through the UL/CSA certification process. Highlighted some of the basic mechanical, thermal and electrical requirements. UL yellow books and a summary of electrical layout rules provide by Safety Engineering.

Explained UL/CSA evolution and major differences between UL 478, UL 1950 with D3 deviations, CSA 950 with D3 deviations and IEC 950. I

have a small handout for anyone interested.

Discussed the issues involving RO's DC-DC convertor. Action Item taken by Noel and Lee Ould to talk with RO to see if RO will do UL 1950 listing for DC- DC convertor.

Discussed UL Listing of Hestia. It was decided to pursue UL 1950 without D3 deviation, and if any problem should arises that would effect Hestia we would fall back to UL 1950 with D3 deviations.

Action Items and agenda for next meeting:

Noel to provide Lee Ould with AC-DC parts listing for review.

Wayne to provide Lee Ould with different certification requirements for review. (done)

Noel & Lee to talk with RO about getting UL 1950 listing for DC-DC convertor. (done)

Safety Engineering to review AC-DC board layout with MUSE personnel for UL/CSA violations. (next meeting) to be schedule.

Safety Engineering to review 1492 Audio/Video requirements against UL 1950 and provide listing of differences. (Hand written handout provide) review next meeting.

Follow-on meeting scheduled to go over the items listed above.

RO Status. RO came by on Tuesday (6th) and indicated that they were willing to go for UL 1950 listing. Lee Ould is going to be working with RO on this.

Wayne

```
Mark Hofmann writes:
Hi,
   I'm seeing:
       Reading Cap/Delay table file
/n/auspex/s32/hopper/chip/euterpe/proteus/leafgen/time/tim.lib
|Warning! clk to q gate fanin 1 timing value = 0.0 for cell xbhrdf8s at
line 135718
|Warning! clk_to_q flipflop fanin 1 timing value = 0.0 for cell xbhrdf8s
at line 135729
|Warning! clk_to_q latch fanin 1 timing value = 0.0 for cell xbhrdf8s at
line 135730
|Warning! clk to q hrflop fanin 1 timing value = 0.0 for cell xbhrdf8s
lat
line 135751
|Warning! clk_to_q gate fanin 1 timing value = 0.0 for cell xbhrdf16s at
line 135810
|Warning! clk_to_q flipflop fanin 1 timing value = 0.0 for cell
xbhrdf16s
at line 135821
|Warning! clk_to_q latch fanin 1 timing value = 0.0 for cell xbhrdf16s
line 135822
Warning! clk_to_q hrflop fanin 1 timing value = 0.0 for cell xbhrdfl6s
|Warning! clk_to_q gate fanin 1 timing value = 0.0 for cell xbhrdf24s at
line 135856
Warning! clk_to_q flipflop fanin 1 timing value = 0.0 for cell
xbhrdf24s
at line 135867
Warning! clk_to_q latch fanin 1 timing value = 0.0 for cell xbhrdf24s
line 135868
Warning! clk_to_q hrflop fanin 1 timing value = 0.0 for cell xbhrdf24s
at
line 135889
Warning! clk_to_q gate fanin 1 timing value = 0.0 for cell xbhrdf32s at
line 135902
Warning! clk_to_q flipflop famin 1 timing value = 0.0 for cell
xbhrdf32s
at line 135913
Warning! clk to q latch fanin 1 timing value = 0.0 for cell xbhrdf32s
line 135914
Warning! clk_to_q hrflop fanin 1 timing value = 0.0 for cell xbhrdf32s
lat
line 135935
When I run topt. Could you someone please have a look?
   -thanks,
   hopper
```

Brian Lee [brianl@marathon]

'Mark Hofmann'

Re: tim.lib tweak

Friday, September 09, 1994 6:00 PM

'geert@cyclops'; 'brianl@cyclops'; 'vant@cyclops'

The zero delays are also present in the original .tim files. I'll try regenerating the

From:

Subject:

Sent:

To:

C¢:

simulation output ...

Brian Lee brianl@microunity.com
MicroUnity Systems Engineering (408) 734-8100

Sent: Friday, September 09, 1994 10:41 PM 'geert@rhea' To: pager log, sender copy Subject: page from geert to geert: pageme gmake geert_euterpe-iter start:Sep_09_20:23 end: Sep_09_20:39 exit [Connected] sending: \015 recv (want ID=/3): ID= -- got it sending: \033 sending: M sending: \015 sending: \012 recv (want \012\015\012\015/4): \012\015\012\015 -- got it recv (want Enter the Pager ID, then RETURN/31): Enter the Pager ID, then RETURN -- got it sending: 697-3868\015pageme gmake geert_euterpe-iter start:Sep_09_20:23 end: Sep 09 20:39 exit 1\015 paging geert: recv (want \015/1): . \012\015 -- got it recv (want Thank You./10): Enter the Message, then RETURN. \015\006\015\012\015Thank You. -- got it Page accepted. sending: exit\012 recv (want \015/1): \012\015 -- got it

Geert Rosseel [geert@rhea]

From:

From: Geert Rosseel [geert@ambiorix]

Sent: Sunday, September 11, 1994 1:38 PM

To: 'lisar@ambiorix'; 'tbr@ambiorix'

Subject: v2e on euterpe

Hi,

When I run v2e on my current toplevel (cd, cdio, gt, dr, sr, cc, gtlb), it runs fast, however when I include ci (icache) v2e is not able to finish (job size becaomes very large and cpu usage goes to 0) It finally dies with Memory Fault ...

Have you seen thsi?

Geert

```
Sent:
                        Sunday, September 11, 1994 4:54 PM
To:
                        'Geert Rosseel'
                        'vanthof@staypuft'
Cc:
Subject:
                        Re: Topt core dump
Geert Rosseel writes:
>Hi Dave,
> I get this :
>/bin/sh: 1431 Memory fault - core dumped
>gmake[1]: *** [gards/geert euterpe-pass1.sdl] Error 139
> The output of the make is in /u/geert/chip/euterpe/bsrc/make.out and
> all
the
>files are still there, including the core file.
>Geert
>
Sorry for the delay in getting back to you. A comedy of errors have made it difficult and to make it worse, I only have a short amount of time before I leave again. I'll try to
track this down.
Thanks,
Dave
                   vanthof@microunity.com MicroUnity Systems Engineering,
Dave Van't Hof
Inc.
"What rolls down stairs, alone or in pairs, rolls over the neighbor's dog?
What's great for a snack and fits on your back? It's log, log, log!"
LOG from BLAMMO! (tm)
                            All kids love Log!
                                                           #incluce
<std disclaim.h>
```

vant [vanthof@hestia]

From:

vant [vanthof@hestia]

Sent:

Sunday, September 11, 1994 6:16 PM

To:

'Geert Rosseel'

Cc:

'Dave Van't Hof'; 'Mark Hofmann'

Subject:

topt installation

Geert,

I found the problem and I've fixed topt. When I ran it on your euterpe, it completed all the way through.

If you run into any problems with this installation, please let me know.

Thanks,

Dawe

vanthof@microunity.com MicroUnity Systems Engineering, Dave Van't Hof Inc.

"What rolls down stairs, alone or in pairs, rolls over the neighbor's dog?

What's great for a snack and fits on your back? It's log, log, log!" LOG from BLAMMO! (tm) All kids love Log! #incluce <std_disclaim.h>

Arya Behzad [arya@aphrodite]

Sent:

Monday, September 12, 1994 10:50 AM

To:

'euterpe@aphrodite'

Subject:

PLL meeting

From: rich@pegasus (Rich McCauley)

To: graham@pegasus

Subject: euterpe pll design review

Cc: dane@pegasus, ras@pegasus, yves@pegasus, bfox@pegasus, hessam@pegasus,

arya@pegasus

Content-Length: 464

X-Lines: 8 Status: RO

There will be a short design review of the vco changes necessary for the 2x frequency output in the sofa clock pll for euterpe. This really shouldn't take long in as the only thing to change is the vcos. Thus, the items to be presented are simply the freq/gain characteristics of the new vcos and the resulting loop performance as predicted by linear system equations.

Time: Mon. Sept 12 10am

Place: Analog conference room (crontog2; conf. room next to Graham)

Rich McCauley [rich@pegasus]

Sent:

Monday, September 12, 1994 11:45 AM

To: Cc: 'arya@aphrodite'
'euterpe@pegasus'

Subject:

Re: PLL meeting

The review is put off a half hour until 10:30 due to a problem with obtaining data output from hspice/gsi.

rich

```
> From arya@aphrodite Mon Sep 12 08:50:04 1994
> Date: Mon, 12 Sep 1994 08:49:47 -0700
> From: arya@aphrodite (Arya Behzad)
> To: euterpe@aphrodite
> Subject: PLL meeting
> Content-Length: 694
> From: rich@pegasus (Rich McCauley)
> To: graham@pegasus
> Subject: euterpe pll design review
> Cc: dane@pegasus, ras@pegasus, yves@pegasus, bfox@pegasus,
hessam@pegasus,
          arya@pegasus
> Content-Length: 464
> X-Lines: 8
> Status: RO
> There will be a short design review of the vco changes necessary for
2x
> frequency output in the sofa clock pll for euterpe. This really
shouldn't
> take long in as the only thing to change is the vcos. Thus, the items
to be
> presented are simply the freq/gain characteristics of the new vcos and
the
> resulting loop performance as predicted by linear system equations.
> Time: Mon. Sept 12 10am
> Place: Analog conference room (crontog2; conf. room next to Graham)
```

From: Mark Hofmann [hopper@cyclops]

Sent: Monday, September 12, 1994 12:05 PM

To: 'Geert Rosseel'; 'Tim B. Robinson'; 'Bill Zuravleff'; 'Alan Corry'

Cc: 'vant@cyclops'

Subject: nb status

My latest run of NB has not completed, however the current results do not look promising. At pass3 there are 1810 timing violations. 62 are greater than 300ps, 345 > 200ps, 1046 > 100ps.

The worst offender looks like this:

Warning! Cycle time exceeded by 365.37ps using cycle time of 895.00 for Iterati on 4 HARD ERROR 95

Path After Optimization using cycle time of 895.00:
muxenff2_4prbSel/u3/u1 (xbffbdh24s 24S) Oport: q_ad0ph IntDel:
88.10 net: prbSel<3> swg: DH delay: 570.71ps (force) RC delay: 335.53ps
lds: 33 pcap: 214.16ff cap: 941.36ff (ext) m1len: 0.00 m2len: 3131.00 m3len:

mux4_32prb/u9 (xbmux4dh16s 16S) Iport: SEL_A0PEH<3> Oport: q and0ph IntDel: 121.70 net: prb_N<9> swg: DH delay: 92.38ps (force) RC delay: 14.95ps lds: 3 pcap: 35.47ff cap: 199.77ff (ext) m1len: 0.00 m2len:

19.00 m3len: 1378.00

muxenff2_5oq/u4/u0 (xbmuxen2dh16s 16S) Iport: D1_AND0PH

Oport: q_ad0ph IntDel: 70.10 net: muxenff2_5oq/u4/m swg: DH delay: 9.58ps (f

orce) RC delay: 0.06ps lds: 1 pcap: 7.86ff cap: 21.96ff (ext) m1le

n: 46.00 m2len: 3.00 m3len: 0.00

muxenff2_5oq/u4/u1 (xbffdh3s 3S) Iport: D0_ADMPH IntDel:

307.80

Time through Path: 1260.37

There is a 3.1mm run on metal2 that's causing problems. But that's not all of it. The long setup time on muxenff2_5oq/u4/u1 (xbffdh3s 3S) is also a contributor.

I don't have a plot of this block but the random logic spans almost 4 clock spars in places (it started out at about 2 clock spars). The pass 3 atom count is: 67784.

If people want to have a look at the job, results will appear in /u/hopper/chip/euterpe/verilog/bsrc/nb/gards

-hopper

Sandeep Nijhawan [sandeep@MicroUnity.com]

Sent:

Monday, September 12, 1994 12:07 PM

To:

'brendan@MicroUnity.com'; 'fur@MicroUnity.com'; 'abbott@MicroUnity.com'; 'gregg@MicroUnity.com'; 'guarino@MicroUnity.com'; 'sandeep@MicroUnity.com'

Subject:

ukernel exception model

Last week we had some discussion of what the ukernel exception model should look like. Given below is a user-level description of what I think I am implementing along with a sketch of how the ukernel code would work.

One of the issues we had discussed was whether the exception handler should run in the context of the thread which does the ioctl/syscall or if it should be a separate thread. Making it a separate thread would result in higher overhead and would also require a special syscall which can restart the original thread (which took the exception) at a desired starting point. It would have the advantage of having its own stack which Scott pointed out is convenient for the cache reorganizer tool. In the current model, the exception handler runs on the main thread's stack requiring the cache reorganizer to treat parts of the stack as "hot" and other less frequently used parts as "cold".

Unless we find this to be a major problem, my preference is to stick with the current model but we probably need another meeting to resolve this and perhaps some even more basic questions such as do we need returnable handlers for device exceptions at all (right now there appears to be no reason for having such handlers).

Sandeep

Microkernel Exception and Device Message Model:

Exceptions:

There are two kinds of exception conditions in the ukernel -

- Synchronous exceptions such as addressing and floating point exceptions.
- 2) Asynchronous device related exceptions caused by unusual conditions arising within device drivers such as queue over/underflows, loss of synchronization etc.

The ukernel allows user handlers to be defined for both kinds of exceptions.

Device Messages:

In addition to raising exceptions, device drivers can also cause messages to be sent on certain events such as when a certain number of characters are available to be read or a signal has been acquired etc. User threads can wait for and receive such messages.

I. Synchronous Exceptions:

Handlers for synchronous exceptions are registered using the registerExceptionHandler system call [name preferred over registerReentryPoint] which is

registerExceptionHandler(int exceptionMask, void (*handler)(), void *arg, int flags)

where arg is simply passed back to the handler at exception time and flags is a bitmask with the following bit values -

HANDLER_RETURNS and HANDLER_SAVES_STATE

The handler is invoked as

handler(int exceptionNum, void *arg, void *systemArg)

If HANDLER_RETURNS is set but HANDLER_SAVES_STATE is not set, the system saves the full exception state on the current thread's stack and passes a pointer to the saved state as systemArg. The handler can then manipulate the saved state before returning. If HANDLER_SAVES_STATE is set (expected to be done by compiling the handler using the as-yet-unimplemented preserve_regs keyword/pragma) then the system may just save a minimal amount of state necessary to return but nothing more. If flags is zero, which is likely to be the most common case, the handler is expected to never return but to longjmp to some previously determined restart point in the thread. In this case no state is saved.

Returnable exception handlers return to the original thread using the exceptionReturn syscall (since a bdl is no longer available) which is not yet implemented. This syscall would probably look like exceptionReturn(exception context t *cxt).

Only one synchronous exception handler can be registered per thread using the registerExceptionHandler syscall (to save memory in the ukernel) and subsequent registerExceptionHandler syscalls override previous ones.

Synchronous exceptions occurring in returnable exception handlers themselves can be detected and will be treated as fatal errors (the thread will be killed) but exceptions in non-returnable handlers can cause infinite loops.

The hardware ensures that only one exception occurs at a time and so no masking of exceptions is needed while one is being processed.

II. Device Exceptions:

Certain device-specific conditions cause exceptions to be delivered asynchronously to threads. User handlers for such exceptions are registered using ioctls. These ioctls look something like

ioctl(fd, dev ASYNCH EXCEPTION, handler fn, handler arg, q index, ...)

(not all devices take a q_index)

The handler is invoked as -

handler (int cause, void *handler_arg, void *system_arg) which is same format as the handler for synch exceptions.

When an asynchronous exception is delivered by a device driver that particular exception is disabled by the driver and the ioctl must be re-isssued after the exception has been handled. Other exceptions from the same device may also be disabled on a device-specific basis e.g. when a loss of sync exception is delivered by the TV_IN device, overflow exceptions may be disabled but not vice-versa. In any case, the user must reissue the ioctl after an exception to re-enable all exceptions from that device.

The handler is always invoked in the context of the thread that does the ioctl and can longjmp to restart points within the thread. Device exception handlers are never expected to return (Q: Do we need returnable handlers for device exceptions?)

Only one device exception handler can be registered per device for the entire task (and since currently there can be just one task owning a device, there can only be one user exception handler per device in the system). Subsequent such ioctls done by any thread in the task override previous ones done by the same or different thread in that task. Once an ioctl has been issued it may be hazardous (for the task) to reissue another one before an exception has been received (Q: should this be disallowed?) as there is no provision for maintaining atomicity of user-supplied information set using the ioctl while an exception is being delivered.

III. Device Messages:

Device messages are also enabled by ioctls such as IR_CMDS_IN_READ_WAIT, TV_IN_TUNE etc. These result in messages sent by the device driver to the user application when the given conditions are satisfied. As an example -

ioctl(fd, IR_CMDS_IN_READ_WAIT, size);

receiveMessage(&thread id, &msg code, &msg arg, 0);

would cause the receiveMessage to unblock when size bytes were available to be read from the device queue. thread_id would be set to zero, msg_code and msg_arg would be device specific (zero for this example ? or perhaps msg_code can be IR_CMDS_IN_READ ?)

(Q: What happens if the thread is also being sent some other messages from other threads? It would be hard to hide the above in a libc 'read' call for example without discarding these)

Microkernel internal :

Devices which can deliver device messages or exceptions are statically assigned a "soft-event" bit in the Euterpe event register.

An interrupt handler which runs on an appropriate cylinder (which has no high rate events assigned to it - probably cyl 0) handles these events. This event handler can be "fast" (runs in interrupt mode but is not onchip) or a normal thread (I haven't decided yet). The ukernel keeps an onchip array of uint128s with one member for each soft event.

Elements of this array can be set by real-time code as needed for whatever info needs to be passed for that exception. Currently we think that two octlets are enough for such info but we could make arrangements for the second octlet to be a ptr to a device-specific message buffer. Both device exceptions and device messages allow two octlets of info to be delivered directly via (cause, systemArg) and (msgCode, msgArg). A single "action" bit in the first octlet tells the interrupt handler whether a message should be sent or an exception generated for that soft event.

The ukernel also keeps an offchip array with one element for each soft event number. This has information which can be set at ioctl time such as the thread_id which will get the exception, handler_pc, handler_dp and the user-passed handler_arg and the soft-event handler also uses this to send a message or generate an exception.

abbott

Sent:

Monday, September 12, 1994 1:21 PM

To:

'Kevin Peterson'

Subject:

qam receiver state diagrams

Kevin Peterson wrote (on Mon Sep 12):

Where can I find the QAM receiver state diagrams? I want to print out a copy for myself. BTW, I'm handing off the rest of the mpeg audio

It's a frame document in ~abbott/docs/dsp-block-diagram; some pages in the middle.

integration to Brendan and Scott (which is almost done) so that I can start working exclusively on the terp track of the QAM receiver.

Sounds good.

- Curtis

From: Jay Tomlinson [woody@melpomene]

Sent: Monday, September 12, 1994 3:20 PM

To: 'mws@melpomene'; 'billz@melpomene'

Cc: 'tbr@melpomene'; 'woody@melpomene'

Subject: I-Cache Control

Mark, Bill,

Following is what I think is the bulk of what needs to be done in order to implement I-cache operations. I am willing to bet that I missed something, but in general tried to point at the major function that needs to be added.

Let me know if you think of anything that should be on the list.

thanks,

Jay

I-Cache Operations:

The itag is accessed/checked when the instruction is actually being executed. This means that if ciMiss then the current instruction must be cancelled and ife'ing of that cylinder will be stopped. The nb request to fetch the icache line cannot be initiated by this flow because ife does not have access to its physical address. Therefore, a 'psuedo-branch'(BFetch) flow must be generated by UU in response to the ciMiss. This flow will use the NRMLEX access type which will enable translation, exceptions, and the 1st NB request to occur. This means that the phys address will be created. 3 more NB requests must be generated to complete the cache line. The initial NB request that is generated by LT must set the CACHE bit to 1 and also set the ICACHE/!DCACHE bit to 1. These bits will be used by CC to generate the NB request necessary to complete the ICACHE line.

When each requests NB data returns, UU will generate a 'psuedo-op' (SN128WrtI) that load will from NB and stores to the IBUF (an NB request). This job's access type will use an access type that disables exception reporting. UU must also generate a control signal that will force LT to convert the address (cache index?,ifp?) into the appropriate IBUF physical address. NB must guarantee that the store request will be accepted. Otherwise the store data will be lost.

The IBUF write control logic (gt/gtsnake) will generate a signal that indicates IBUF write & pbb<CACHE>==1. This will be used by CC to determine when the last octlet has been written which will trigger the write of the ITAG. This will also signal IFE that the appropriate cylinder can continue execution.

Load/Store conflict detection must be performed to guarantee correct SRAM operation. This will be done adding a comparator in CJ that compares the read and write addresses. The controls from gt/gtsnake will be used to validate the compare result. When a conflict is detected, the IFE will be notified. IFE will ignore the data and re-fetch the line that got the conflict.

Actions:

woody:

- 1. add a block to generate the ciMiss and perform itag protection checking.
- 2. add ctioi and new block to euterpe.V
- 3. add necessary logic to LT to 'generate' IBUF physical address.

- 4. modify LT, if needed, to perform translation and exception checking/reporting for access type == NRMLEX.
- modify LT to perform translation and exception checking/no reporting for access type == TRGTEX.
- 6. modify LT to set nbcin CACHE and ICACHE/!DCACHE bits.
- 7. modify GTsnake logic to send notification that I-cache write completed. This is sent to CC to trigger the I-cache tag write.
- 8. Add load/store conflict detection logic to CJ.

billz:

- 1. modify CC to generate NB requests for I-cache misses.
- 2. modify CC to write I-cache tag.
- 3. modify CC to notify IFE that I-cache tag has been written.
- 4. modify NB to guarantee that IBUF store request will capture an NB entry.

mws:

- modify IFE to stop fetching (only appropriate cylinder) following a cache miss. Signal from CC will re-enable instruction fetching.
- 2. modify UU to add BFetch instruction for initiating the NB requests for the I-cache miss.
- 3. modify UU to add SN128Wrtl instruction to receive NB data and send controls to LT to generate an IBUF store NB request.
- 4. modify UU to support I-fetch tag and GTLB exceptions.
- 5. modify IFE to re-fetch line when CJ detects a load/store conflict.

'euterpe@microunity.com' To: FINAL DECISION: Formed Leads for TAB/OLB Subject: >Date: 12 Sep 1994 16:21:36 -0800 >From: "trancy" <trancy@charybdis> >Subject: FINAL DECISION: Formed Leads for TAB/OLB >To: "calliope" <calliope@gaea>, "hestia" <hestia@gaea> >The modeling data from Bob (RAS) are not conclusive as comparing the Formed >leads vs. Formless leads for TAB/OLB at this moment. >Since we have time constrains for TAB/OLB, it is decided that Formed >will be used for Calliope and Euterpe during the weekly box group reviewing >this morning. >Please call me at X791 if you have any question. >Best regards. >Trancy. John Tang Internet: jt@microunity.com MicroUnity Systems Engineering, Inc. 255 Caspian Dr. Sunnyvale, CA 94089

Monday, September 12, 1994 7:26 PM

jt@microunity.com

From:

Sent:

(408)734-8100, (408)734-8177 fax

From: tbe@MicroUnity.com

Sent: Monday, September 12, 1994 9:56 PM

To: 'wayne'; 'tbr'; 'noel'; 'woody'; 'graham'; 'bfox'

Cc: 'jt'; 'jr'

Subject: Main PCB criteria

As a followup to Noel's mail regarding UL impact on AC/DC, Wayne initiated a discussion which suggested that the requirement to do Hipot testing on the main pcb could pose an insurmountable problem with respect to cost, yield and reliability, due to either immediate damage to the many expensive components (Calliope, Euterpe, SDRAMs, diplexer, etc) from a test failure, or latent damage to same due simply to the test exposure. I also had been looking at the interconnect between the AC-DC and the main pcb, and had determined that the 300 Vdc and return (HazV) had to be separated from the control lines on separate connectors to meet UL spacing requirements in a practical manner.

While we look into this concern further, I am releasing the main pcb criteria as is, so that the PCad designer can get started tomorrow. It seems to be a likely possibility that we will split the main pcb by incorporating the dc-dc into an enlarged ac-dc pcb, and use bus bars, Amp crimp flex, or other power distribution interconnect to bring the low dc voltages to the main. We need to decide this week, I think, and determine the impact on the power and ground planes, etc. I would like to either decide to go this route and issue an "imminent decision" message by Wednesday, or stay the course. In the meantime, the locations of Calliope and Euterpe shouldn't change from the current criteria drawing, and I am checking it in tonight as "mainpcb_criteria" in the "dxf" directory under hestia. Let's discuss at your earliest opportunity.

Regards,

-Tom

Tom Eich tbe@microunity.com MicroUnity Systems Engineering, Inc. 255 Caspian Dr. Sunnyvale, CA 94089 (408)734-8100, (408)734-8136 fax

Mark Hofmann [hopper@boreas] From:

Sent: Tuesday, September 13, 1994 12:25 AM

'Geert Rosseel'; 'Tim B. Robinson'; 'Alan Corry'; 'Bill Zuravleff'; 'vant@boreas' To:

Subject: nb "finished"

with 1250 timing violations; the worst offender is:

Warning! Cycle time exceeded by 899.74ps using cycle time of 926.00 for Iteration 1 pqueuedr/muxff2_5e12/u0 (xbmuxff2df4s 4S) Oport: q_ad0pf IntDel: 134.10 net: pqueuedr/e12<0> swg: DF delay: RC delay: 9.51ps lds: 2 pcap: 15.51ff cap: 156.81ff (ext) m1len: 0.00 m2len: 311.00 m3len: 856.00 pqueuedr/muxff2_5e12/u0 (xbmuxff2df4s 4S) Iport: D0_AD0PH IntDel: 250.40

Time through Path: 1825.74

which looks kinda funny to me.

Results in ~hopper/chip/euterpe/verilog/bsrc/nb/gards

-thanks,

hopper

Exhibit C6

From: vant [vanthof@hestia]

Sent: Tuesday, September 13, 1994 8:42 AM

To: 'Mark Hofmann'

Cc: 'geert@boreas'; 'tbr@boreas'; 'agc@boreas'; 'billz@boreas'; 'vant@boreas'

Subject: Re: nb "finished"

Mark Hofmann writes:

> with 1250 timing violations; the worst offender is:
>Warning! Cycle time exceeded by 899.74ps using cycle time of 926.00 for Iteration 1
>pqueuedr/muxff2_5e12/u0 (xbmuxff2df4s 4S) Oport: q_ad0pf IntDel: 134.10 net: pqueuedr/e12<0> swg: DF delay: 1441.24ps RC delay: 9.51ps lds: 2 pcap: 15.51ff cap: 156.81ff (ext) m1len: 0.00 m2len: 311.00 m3len: 856.00

>pqueuedr/muxff2_5e12/u0 (xbmuxff2df4s 4S) Inort: D0 AD0PH IntDel: 250.40

>pqueuedr/muxff2_5e12/u0 (xbmuxff2df4s 4S) Iport: D0_AD0PH IntDel: 250.40

>Time through Path: 1825.74

> which looks kinda funny to me. >

> Results in ~hopper/chip/euterpe/verilog/bsrc/nb/gards >

> -thanks,

>

> hopper

Yes, this is suspicious. Seems like topt didn't power the xbmux up higher which would have let this path pass.

I'll take a look at it.

Thanks, Dave

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering, Inc. "What rolls down stairs, alone or in pairs, rolls over the neighbor's dog? What's great for a snack and fits on your back? It's log, log, log!"

LOG from BLAMMO! (tm) All kids love Log! #incluce <std_disclaim.h>

Exhibit C6

From: Mark Hofmann [hopper@cyclops] Tuesday, September 13, 1994 9:38 AM Sent: 'Geert Rosseel'; 'Tim B. Robinson'; 'Alan Corry'; 'vant@cyclops' To: Subject: nb hard errors The latest version of topt says there are 6 hard errors remaining in NB: Warning! Cycle time exceeded by 42.85ps using cycle time of 926.00 for Iteration 1 HARD ERROR 167 ff_pushpqhcle/u0 (xbffbdf32s 32S) Oport: q_ad0pf IntDel: 92.10 net: pushpqhcle swg: DF delay: 315.37ps RC delay: 99.27ps pcap: 104.56ff cap: 512.16ff (ext) mllen: 0.00 m2len: 2147.00 lds: 18 m3len: 1437.00 pqueuehc1/pqptr/nbpqptrslice8/Uout 1/u0 (xbor4df16s 16S) Iport: D2_A0PF Oport: q_and0pf IntDel: 121.70 net: pqueuehc1/pqptr/nbpqptrslice8/out_N_1 swg: DF delay: 208.89ps RC delay: 19.01ps lds: 1 pcap: 5.17ff cap: 196.57ff (ext) m1len: 0.00 m2len: 1540.00 m3len: 374.00 (xborffb6df32s 32S) pqueuehc1/pqptr/nbpqptrslice8/Uout/u0 Iport: D1 A0PF IntDel: 230.80 Time through Path: 968.85 Warning! Cycle time exceeded by 67.59ps using cycle time of 926.00 for Iteration 1 HARD ERROR 178 ff pushpqhc0d/u0 (xbffbdf32s 32S) Oport: q and0pf IntDel: 92.10 net: pushpqhc0d_N swg: DF delay: 272.67ps RC delay: lds: 16 cap: 449.73ff (ext) m1len: 0.00 m2len: 82.16ps pcap: 85.63ff 1883.00 m3len: 1512.00 pqueuehc0/pqptr/nbpqptrslice2/Uout_3/u0 (xbor4df16s 16S) Iport: D2 A0PF Oport: q and0pf IntDel: 121.70 net: pqueuehc0/pqptr/nbpqptrslice2/out_N_3 swg: DF delay: 276.32ps RC delay: pcap: $5.17f\overline{f}$ cap: 257.17ff (ext) mllen: 0.00 m2len: 29.48ps lds: 1 1676.00 m3len: 598.00 (xborff6df32s 32S) pqueuehc0/pqptr/nbpqptrslice2/Uout/u0 Time through Path: 993.59 Warning! Cycle time exceeded by 8.75ps using cycle time of 926.00 for Iteration 1 HARD ERROR 219 pqueuehc1/pqptr/nbpqptrslice8/Uout/u0 (xborffb6df32s 32S) Oport: q_andOpf IntDel: 92.10 net: pqueuehcl/qfull_N<8> delay: 281.27ps RC delay: 91.51ps lds: 11 pcap: 60.09ff 447.89ff (ext) mllen: 0.00 m2len: 1849.00 m3len: 2029.00 pqueuehc1/pqptr/nbpqptrslice8/Uout_1/u0 (xbor4df16s 16S) Iport: D0_A0PF Oport: q_and0pf IntDel: 121.70 net: pqueuehc1/pqptr/nbpqptrslice8/out_N_1 swg: DF delay: 208.89ps RC delay: 19.01ps lds: 1 1540.00 m3len: 374.00 pcap: $5.17f\overline{f}$ cap: 196.57ff (ext) mllen: 0.00 m2len: pqueuehc1/pqptr/nbpqptrslice8/Uout/u0 (xborffb6df32s 32S) Iport: D1 A0PF IntDel: 230.80 Time through Path: 934.75 Warning! Cycle time exceeded by 44.92ps using cycle time of 926.00 for Iteration 1 HARD ERROR 242 pqueuehc0/pqptr/nbpqptrslice1/Uout/u0 (xborffb6df32s 32S) net: pqueuehc0/qfull_N<1> swa: DF cap: pqueuehc0/pqptr/nbpqptrslice2/Uout_3/u0 (xbor4dfl6s 16S) Iport: D0_A0PF Oport: q_and0pf IntDel: 121.70 net: pqueuehc0/pqptr/nbpqptrslice2/out_N_3 swg: DF delay: 276.32ps RC delay: 29.48ps lds: 1 pcap: 5.17ff cap: 257.17ff (ext) m1len: 0.00 m2len: 1676.00 m3len: 598.00

```
pqueuehc0/pqptr/nbpqptrslice2/Uout/u0 (xborff6df32s 32S)
Time through Path: 970.92
Warning! Cycle time exceeded by 54.25ps using cycle time of 926.00 for
Iteration 1 HARD ERROR 246
     pqueuehc0/pqptr/ff_r1/u0
                                 (xbffbdf32s 32S) Oport:
q_ad0pf IntDel: 92.10 net: pqueuehc0/pqptr/r1 swg: DF delay: 259.34ps delay: 79.86ps lds: 13 pcap: 67.79ff cap: 422.79ff (ext) mllen: 0.00
                                                              delay: 259.34ps
m2len: 1643.00 m3len: 1907.00
     pqueuehc0/pqptr/nbpqptrslice2/Uout_3/u0 (xbor4df16s 16S)
pqueuehc0/pqptr/nbpqptrslice2/Uout/u0 (xborff6df32s 32S)
Iport: D3_A0PF     IntDel: 230.80
      Time through Path: 980.25
Warning! Cycle time exceeded by 65.88ps using cycle time of 926.00 for
Iteration 1 HARD ERROR 249
     pqueuehc0/nbpqhelper/Ulastb/u0
                                        (xborffb2df32s 32S)
                                                                Oport:
q_andOpf IntDel: 92.10 net: pqueuehc0/lastb swg: DF
270.96ps RC delay: 81.20ps lds: 17 pcap: 86.80ff cap:
                                                               delay:
447.90ff (ext) mllen: 0.00 m2len: 1828.00 m3len: 1537.00
     pqueuehc0/pqptr/nbpqptrslice2/Uout_3/u0 (xbor4df16s 16S)
Iport: D1_A0PF    Oport: q_and0pf    IntDel: 121.70    net:
pqueuehc0/pqptr/nbpqptrslice2/out_N_3    swg: DF    delay: 276.32ps    RC delay:
29.48ps    lds: 1    pcap: 5.17ff    cap: 257.17ff (ext)    m1len: 0.00    m2len:
1676.00 m3len: 598.00
     pqueuehc0/pqptr/nbpqptrslice2/Uout/u0 (xborff6df32s 32S)
Time through Path: 991.88
Total atom count is 44158.
There are 19 DC load violations. The non-xbc01's are:
ERROR! DC Load Underpowered net.
pbben (PBBEN) port: q ad0ph Lds: 32 Ld Cur: 70.80 OldDr Cur:
59.6
       PrevDrSz: 24 NewDr Cur: 59.66 CalcDrvSz: 29 NewDrvSz:
6
24
WireDel: 161.60 xborffb4dh24s (orff4 pbben/u0)
ERROR! DC Load Underpowered net.
cb0a (CB0A) port: q_ad0ph Lds: 32 Ld Cur: 68.95 OldDr Cur: 59.75
                                 CalcDrvSz: 28 NewDrvSz: 24
PrevDrSz: 24 NewDr Cur: 59.75
WireDel:
153.79 xbffdh24s (ff 1cb0a/u0)
ERROR! DC Load Underpowered net.
PrevDrSz: 24 NewDr Cur: 59.66
                                  CalcDrvSz: 28 NewDrvSz: 24
WireDel:
177.87 xbffbdh24s (ff 1cb3a/u0)
ERROR! DC Load Underpowered net.
cb2a (CB2A) port: q_adoph Lds: 32 Ld Cur: 68.95 OldDr Cur: 59.75
PrevDrSz: 24 NewDr Cur: 59.75
                                CalcDrvSz: 28 NewDrvSz: 24
WireDel:
166.12 xbffdh24s (ff 1cb2a/u0)
ERROR! DC Load Underpowered net.
cbla (CBlA) port: q_ad0ph Lds: 32 Ld Cur: 68.95 OldDr Cur: 59.66
PrevDrSz: 24 NewDr Cur: 59.66 CalcDrvSz: 28 NewDrvSz: 24
WireDel:
```

168.88 xbffbdh24s (ff_1cb1a/u0)

+ several:

ERROR! DC Load Underpowered net.

port: vref_1ph Lds: 1024 Ld

dbuf/vref_1ph (DBUFVREF_1PH)

1707.00 OldDr Cur: 1619.80 PrevDrSz: 16 NewDr Cur: 1619.80

CalcDrvS

z: 17 NewDrvSz: 16 (forced) WireDel: 3520.55 eawwlvref16s2x4a

(dbuf/w wlvref0)

Full results in ~hopper/chip/euterpe/verilog/bsrc/nb/gards

-hopper

tbr

Sent:

Tuesday, September 13, 1994 1:07 PM

To:

'Mark Hofmann'

Cc:

'Alan Corry'; 'Mark Semmelmeyer'

Subject:

Re: makefile for gards stuff

Follow Up Flag: Follow up

Flag Status:

Red

Mark Hofmann wrote (on Thu Sep 8):

Alan Corry sez:

I started a gards build from scratch for a new directory UU, and when I say

gmake uugards

it tries to build gards/uu.dff and says it can't, it just gives up. Now if I say:

gmake gards/uu-pass1.pif

it will do this.

agc gamorra(79):~/euterpe/verilog/bsrc/uu> gmake uugards gmake gards/uu.dff gmake[1]: Entering directory `/N/auspex/root/s33/agc/euterpe/verilog/bsrc/uu' gmake[1]: *** No rule to make target `gards/uu.dff'. Stop.

gmake[1]: Leaving directory '/N/auspex/root/s33/agc/euterpe/verilog/bsrc/uu'

gmake: *** [uugards] Error 1

I've modified the \$(PREIFX)gards target from \$(MAKE) gards/\$(PREFIX).dff to

\$(MAKE) gards/\$(PREFIX)-pass1.dff

Things seem to work better now.

That's probably an obolete target. All you should nee to do in the local Makfile is make the .v2e file and everything else should come from Makefile.share.

Tim B. Robinson [tbr@aphrodite]

Sent:

Tuesday, September 13, 1994 1:28 PM

To: Cc: 'Geert Rosseel' 'lisar@ambiorix'

Subject:

v2e on euterpe

Geert Rosseel wrote (on Sun Sep 11):

Hi ,

When I run v2e on my current toplevel (cd, cdio, gt, dr, sr, cc, gtlb), it runs fast, however when I include ci (icache) v2e is not able to finish (job size becaomes very large and cpu usage goes to 0) It finally dies with Memory Fault ...

Have you seen thsi ?

Your INCLUDE list needs updating to reference the behavioral version. This is also true for cr, tags and gtlb. See the other exampler in the Makefile

```
Geert Rosseel [geert@rhea]
From:
                      Tuesday, September 13, 1994 4:53 PM
Sent:
                      'geert@rhea'
To:
                      pager log message
Subject:
page from geert to geert:
pageme gmake geert_euterpegards start:Sep_13_11:57 end: Sep_13_14:52 exit
1
[Connected]
sending: \015
recv (want ID=/3): ID= -- got it
sending: \033
sending: M
sending: \015
sending: \012
recv (want \012\015\012\015/4): \012\015\012\015 -- got it recv (want Enter the Pager ID,
then RETURN/31): Enter the Pager ID, then RETURN -- got it
sending: 697-3868\015pageme gmake geert_euterpegards start:Sep_13_11:57
end: Sep_13_14:52 exit 1\015
paging geert:
recv (want \015/1): . \012\015 -- got it recv (want Thank You./10): Enter the Message,
then RETURN.
\015\006\015\012\015Thank You. -- got it Page accepted.
sending: exit\012
recv (want \015/1): \012\015 -- got it
```

tbr

Sent:

Tuesday, September 13, 1994 9:40 PM

To:

'lisar'

Subject:

forwarded message from tbr

Follow Up Flag: Follow up

Flag Status:

Red

----- Start of forwarded message -----

In-Reply-To: <199409131755.KAA13394@merope.microunity.com> References; <199409131755.KAA13394@merope.microunity.com>

To: vo@merope (Tom Vo)

Cc: bobm@merope (Bob Morgan)
Subject: changes to knob assignment

Tom Vo wrote (on Tue Sep 13):

I'd like to reassign some the knobs on euterpe to fix a routing problem .

The new assignment would read:

octlet 29, bits 63..56, reserved.

octlet 28, bits 63..56, stack sensor iobyte1 generic bias.

octlet 28, bits 23..16, iobyte1 quadrature.

Octlet 29, bits 63..56 used to be iobyte1 quadrature. As it turned out, this knob was rendered unroutable by the cr block.

No problem, just do it.

Tim

----- End of forwarded message ------

tbr

Sent:

Tuesday, September 13, 1994 11:42 PM

To:

'vanthof'

Subject:

bad edif

Follow Up Flag: Follow up

Flag Status:

Red

I just got an exit code of 4 from topt, which I have not seen before. The log file looked OK up to the point where it quit. Any ideas what would cause this?

Atoms:

count atom bjt isrc pld clock

BJT Totals:

1755 15010 27645 19589 22644 12701

Generating instance drive strength file tbr2_euterpe-pass1.strength Disgorging sdl file gards/tbr2_euterpe-pass1.sdl Writing sdl structure: tbr2_95_euterpe_46_edif

Memory usage: 34.665MB

Exit code: 4 (Bad Edif) make[1]: *** [gards/tbr2_euterpe-pass1.sdl] Error 4

rm tbr2_euterpe.v

make[1]: Leaving directory '/N/auspex/root/s15/tbr/euterpe/verilog/bsrc'

make: *** [tbr2 euterpegards] Error 1

From: vant [vanthof@hestia]

Sent: Wednesday, September 14, 1994 12:14 AM

To: 'Tim B. Robinson'
Cc: 'vanthof@aphrodite'

Subject: Re: bad edif

```
Tim B. Robinson writes:
>
>
>I just got an exit code of 4 from topt, which I have not seen before.
>The log file looked OK up to the point where it quit. Any ideas what
>would cause this?
>
>
>Atoms:
                   count atom bit
                                     isrc pld
>
     BJT Totals:
                    1755 15010 27645 19589 22644 12701
>
>
   Generating instance drive strength file tbr2 euterpe-pass1.strength
>
   Disgorging sdl file gards/tbr2_euterpe-pass1.sdl
      Writing sdl structure: tbr2_95_euterpe_46_edif
>Memory usage: 34.665MB
>Exit code: 4 (Bad Edif)
>make[1]: *** [gards/tbr2 euterpe-pass1.sdl] Error 4
>rm tbr2 euterpe.v
>make[1]: Leaving directory '/N/auspex/root/s15/tbr/euterpe/verilog/bsrc'
>make: *** [tbr2 euterpegards] Error 1
```

exit code 4 is caused by something wrong with the input edif netlist or some associated file which attempts to deal with the edif. The problem you are having is the latter. The tbr2_euterpe-pass1.topt.log has several errors dealing with the pincap file and the pin names for CR. Here's an example from the topt.log file:

Error! Attempting to attach cap data to Pin SADDO_AD0PEH<0> but pin does not exist on cr

When I look at the edif netlist, the CR pin name is SADDO_A0PEH<0> which is missing the 'D' in the qualifier yet the cap.lib file has a pin name with the 'D' in the qualifier.

Somewhere along the line, the pin names were changed but not updated in both places.

If you don't think this should be a 'high priority' exit status, then I can change the topt behaviour. Also, the topt log file uses 'Error' instead of 'ERROR' for this particular case. Do you wish this to be changed as well?

Hope this helps. Thanks, Dave

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering, Inc. "What rolls down stairs, alone or in pairs, rolls over the neighbor's dog? What's great for a snack and fits on your back? It's log, log, log!"

LOG from BLAMMO! (tm) All kids love Log! #incluce <std disclaim.h>

Exhibit C6

tbr

Sent:

Wednesday, September 14, 1994 12:34 AM

To:

'vant'

Cc:

'vanthof@aphrodite'

Subject:

Re: bad edif

Follow Up Flag: Follow up

Flag Status:

Red

vant wrote (on Tue Sep 13):

```
Tim B. Robinson writes:
```

>I just got an exit code of 4 from topt, which I have not seen before. >The log file looked OK up to the point where it quit. Any ideas what >would cause this?

>Atoms: count atom bjt isrc pld clock 1755 15010 27645 19589 22644 12701 **BJT Totals:**

Generating instance drive strength file tbr2_euterpe-pass1.strength

Disgorging sdl file gards/tbr2 euterpe-pass1.sdl Writing sdl structure: tbr2 95_euterpe_46_edif >Memory usage: 34.665MB

>Exit code: 4 (Bad Edif)

>make[1]: *** [gards/tbr2_euterpe-pass1.sdl] Error 4

>rm tbr2 euterpe.v

>make[1]: Leaving directory \N/auspex/root/s15/tbr/euterpe/verilog/bsrc'

>make: *** [tbr2_euterpegards] Error 1

exit code 4 is caused by something wrong with the input edif netlist or some associated file which attempts to deal with the edif. The problem you are having is the latter. The tbr2_euterpe-pass1.topt.log has several errors dealing with the pincap file and the pin names for CR. Here's an example from the topt log file:

Error! Attempting to attach cap data to Pin SADDO_ADOPEH<0> but pin does not exist on cr

When I look at the edif netlist, the CR pin name is SADDO_A0PEH<0> which is missing the 'D' in the qualifier yet the cap.lib file has a pin name with the 'D' in the qualifier.

It's possible we have a discrepancy between the behavioral model for cr and the real one. I'll check that. If not then the problime is in the cap.lib entry and we should fix that.

Somewhere along the line, the pin names were changed but not updated in both places.

If you don't think this should be a 'high priority' exit status, then I can change the topt behaviour. Also, the topt log file uses 'Error' instead

of 'ERROR' for this particular case. Do you wish this to be changed as well?

What would the effect be on the generated .sdl file if you had allowed this one through.

Hope this helps.

Yes, thanks.

abbott

Sent:

Wednesday, September 14, 1994 12:51 PM

To: Cc: 'bobm' 'lisar'

Subject:

Euterpe MicroArchitecture Document

Lisa - I'd definitely like a paper copy.

Bob - This is very exciting. It looks like a lot of progress has been made. Here are some comments gleaned on a quick pass through the document.

Intro:

I've been trying to deemphasize the term "cylinder". I think it confuses outsiders and isn't truly necessary. I'd prefer it didn't appear in this document. Just say "hardware thread" where it matters.

might mention SRAM cache size is configured from cerberus

under "cache", you say no-alloc loads have variable latency but not that they're non-blocking. I haven't found that anywhere else yet -- it probably deserves a mention here.

Memory Hierarchy:

- p 2. the byte-at-a-time control paragraph. That involves the detail exceptions, right? I thought they weren't implemented. In which case, this paragraph should either be deleted or turned into a "difference from TSA" statement.
- p 2. the last paragraph is a bit disconnected. Eg the sentence about address widths. that's in TSA and already stated elsewhere. also the "2-bit field in access info" -- I assume you mean in gtlb or ltlb, where the field is compared against the current privilege level, so that sentence is wrong, or at best, confusing.
- p 5. Hermes. No, the 2 hermes channels aren't used one for in and one for out, they're both bidirectional.
- p 5. DRAM. cerb config probably applies to more than size?
- p 5. ROM. typo in 1st line. incomplete?
- p 6, para 3. suggest replace "indiv 64-bit field" with "octlet".
- p 6. I assume gtlb addressing is spread out so we can put each entry on a separate page? This is probably worth a mention.
- p 7. footnote a. suggest text should be more like "in Euterpe, these fields are always zero; writing a non-zero value to them has no effect".
- p 8. The LVA->PA translation formulae should mention differences (for LTLB) if priv level >= 2. Also, it should say what happens in the gtlb if multiple hits.
- p 11. NB enqueuing. note that there's a discussion going on about generalizing the mechanism you describe to something involving masks. stay tuned!
- p 12. The NB entry that you document is not programmer visible, right? this should be mentioned!

Opcodes:

In a public version of this document, I assume we'll want to combine the first 3 colors, so we're only making 2 distinctions -- in or out.

Reset, Events, Cerberus:

- I haven't had time to go through these in detail -- they look good at first glance.
- Curtis

abbott

Sent:

Wednesday, September 14, 1994 6:37 PM

To:

'bobm'

Subject:

more comments on euterpe uArch draft

Events and Threads:

- p 1. I'm confused about why the chapter's called that. It corresponds to a section in TSA, is that it? But it's not really about threads.
- p 1. the second paragraph is confused. There are no more event threads. The Euterpe processor provides resources for 5 threads.
- Is TSA to be modified to talk about interrupts or does that need to be deocumented as a difference?
- p 2. more about offsets. I asked about the gtlb entry offsets by 0x20 this morning; I now realize it's because a tble entry is 4 octlets, so there are no gaps. So cancel that question. On the other hand, the event regs are octlets, so why hexlet separation?
- p 2. interrupt misspelled twice. also, the mask register stuff could be clearer. the notion of "covering" a bit isn't defined, and probably isn't the best word. I think this part could profitably be lengthened.

Lots more stuff about interrupts should be defined. For example, event (a.k.a. interrupt) mode. An explanation of how interrupt handling occurs would be helpful. Gmo or Sandeep should be able to help.

Reset:

- p 1. Wrong. No event thread. All threads start from same vector, use thread number bit to decide what to do.
- p 3. last paragraph. You mention the registers might be largely right; you don't mention the SRAM. Tim has explained that this is very likely to survive, except maybe location 0. I'd ask someone in HW for a fuller explanation -- this is useful information I think and should be expanded.

Cerberus:

- p 1. paragraph 3. a section name might be more stable than a page ref to TSA, unless you've got the documents linked :-)
- p 2. in the figure, I'd either duplicate the TSA table saying what each field means or refer explicitly to it.
- p 3-x I'd like if it were more explicit about diffs from TSA. Or at least consider that. Maybe only a comment about how the arch codes, etc., correspond to Terpsichore.
- p 8. I see a lot of DRAM config stuff here -- this is a place you could point in the DRAM intro place I mentioned in this morning's message.
- Curtis

vant [vanthof@hestia]

Sent:

Wednesday, September 14, 1994 7:25 PM

To:

'Orlando Hernando'; 'Mike Wageman'

Cc:

'Dave Van't Hof'; 'Geert Rosseel'; 'Mark Hofmann'; 'Tom Vo'

Subject:

euterpe lower drc's done

Hi guys.

The first pass at lower drc's finished for euterpe. They are:

/u/vanthof/compass/mobi/euterpe/euterpe_lower.err

It's about 176KB which isn't too bad. This version does have some known problems with atoms missing at the edges of some blocks.

Thanks,

Dave

vanthof@microunity.com MicroUnity Systems Engineering, Dave Van't Hof Inc.

"What rolls down stairs, alone or in pairs, rolls over the neighbor's dog?

What's great for a snack and fits on your back? It's log, log, log!" LOG from BLAMMO! (tm) All kids love Log! #incluce <std_disclaim.h>

Curtis Abbott [abbott@tallis]

Sent:

Wednesday, September 14, 1994 8:37 PM

To:

'geert@tallis'

Subject:

this just in from the MIT cabal

Henry sent this to me and to Mouss. This one is definitely outside my range of interests.

- Curtis

From: younis@ai.mit.edu (Saed Younis)

Subject: Leads..

To: mike@media-lab.media.mit.edu Date: Wed, 14 Sep 94 14:59:03 EDT X-Mailer: ELM [version 2.3 PL0]

Hello,

I just got my Phd in EECS from the AI lab and I'm looking for employment. I'm trying to get employment leads to send resume's to and I was told by Kleantis that you are the person to talk to. In specific I was woundering if you had information about Micro Unity. Below, I'm including a text copy

of my resume to give an idea about what I've been doing.

I thank you for your time.

Saed Younis

Saed G. Younis

Massachusetts Institute of Technology Artificial Intelligence Laboratory, Rm. 705 545 Technology Square, Cambridge, MA 02139 (617) 253-8829 Office, (617) 742-4092 Home younis@ai.mit.edu

PROFESSIONAL

INTEREST: -----

Multi-disciplinary development of Computer and

Telecommunications Hardware.

EDUCATION:

_ **_ _ _ _ _ _** _ _ _ _

September, 1994 Massachusetts Institute of Technology, PhD in Electrical Engineering and Computer Science with a minor in

semiconductor device physics. Emphasis is on low power circuits and special purpose computer architecture.

January, 1989 Engineering and Computer Science.

Massachusetts Institute of Technology, SM in Electrical

June, 1986 Massachusetts Institute of Technology, BS in Electrical

Engineering.

EXPERIENCE:

August 1992-

Co-inventor of Charge Recovery Logic (CRL) and Split-Level

Present

Charge Recovery Logic (SCRL). CRL and SCRL are new CMOS logic families with a power dissipation that falls with the square of the operating frequency, unlike the linear drop of conventional CMOS circuits. SCRL, which is an improvement on the original CRL, uses 2 times as many devices as conventional CMOS, needs two external inductors for an entire chip, and requires no special fabrication process to achieve

orders of magnitude in power savings over conventional CMOS. SCRL is ideally suited for portable information systems. First silicon of an 8x8 multiplier in SCRL (SCRL-1) correctly demonstrated SCRL operation.

January-August 1992 Designed and implemented the inner shell of a software package for the simulation of hydrodynamic phenomena for a

new multi-speed lattice gas algorithm utilizing the face-centered-hyper-cubic (FCHC) lattice. The platform supported varying particle numbers, inclusion of future instrumentation, run-time programmable software block insertion, completely variable 3D geometry handling and multigridding. The code also had provisions for multi-tasking.

June-1

Designed the microcode controller for Cyclops, a proposed

Teraflop SIMD IBM supercomputer. Work was performed at IBM T. J. Watson research center.

June 1986-January 1991 to

August 1991

Designed and implemented a 256-bit number theoretic computer called `Little Fermat'. The computer was built

efficiently solve problems requiring operations on large numbers (1.2 million decimal digits long). The computer had hardware support for arithmetic modulo (2^256)+1 with residue reduction built in. Additional features included hardware support for conditional-free nested looping and nested subroutine calls. The project was started at IBM T. J. Watson research center and was completed at MIT.

I was responsible for both the hardware and the software sides of the project. Little Fermat is extremely efficient in running Fermat Number Transforms that can perform convolution on data sequences with large dynamic range and no roundoff

error. Little Fermat contains 6600 chips connected by 84,000 wire-wrapped wires. Little Fermat was reported in the October 6th 1990 issue of Science News.

July-

Designed the interprocessor high speed network links September 1993 for a massively parallel computer at Exa Corporation (Cambridge MA).

Junechannel Worked on the early design of the PCCA (IBM PC to 370

September 1984 adapter) communications board. The initial design was to enable a PC to directly talk to the channel at 3.3 MBytes/s. Later versions of the PCCA have become a successful IBM product and a standard for PC to Host communications. Work

was done at IBM T.J. Watson research center.

June 1985-June 1986 to

Designed and built the clock distribution system for the Multiprocessor Emulation Facility at MIT. The system was

distribute a clock to 64 physically distant processors.

The

completed system could semi-automatically recalibrate itself and could detect open circuits and shorts. The system maintained electrical isolation between the clock tree and

the processors to aid in fault isolation.

September-December 1989 airplanes.

Designed the layout of a custom VLSI chip to facilitate embedded microcomputer control of radio controlled

Cumulative

Extensive working knowledge of FORTRAN, C, C++, SCHEME, PASCAL, REXX, and YOUNIS code (YOUNIS runs on Little Fermat). Extensive working knowledge in system and VLSI design and debugging tools (BLE, Cadence). Experienced in ALU design for modular arithmetic and the design of general purpose programmable microcode controllers. Experienced in special

purpose hardware, optimized for the solution of large problems. Experienced in high speed inter-system synchronization and communication. Expert in asymptotically zero-energy CMOS (CRL, SCRL).

Honors:

June 1986

First Prize in the Ernest Guillemin award for the best undergraduate thesis in Electrical Engineering at MIT.

PUBLICATIONS:

- ``A Design of a General Purpose Number-Theoretic Computer'', in Proceedings of the third International Conference on Supercomputing, Boston, 1988.
- ``Practical Implementation of Charge Recovering
 Asymptotically Zero Power CMOS'', in Proceedings of
 Symposium on Integrated Systems, MIT Press, March 1993.
- ``Asymptotically Zero Energy Split-Level Charge Recovery Logic'', in Proceedings of 1994 International Workshop on Low Power Design, Napa, April 1994.

INTERESTS:

Is always interested in gaining new experiences pertaining to the performance of skills and achieving understanding about the workings of things and processes. Skills included SCUBA diving (certified), hang gliding, soaring, white-water rafting, sculling, sailing, and sky diving. Skills include photography and processing, radio controlled model construction, electronics, weather satellite tracking and picture decoding (NOAA 9-12), and an insatiable interest in examining new devices closely... (apart).

tbr

Sent:

Wednesday, September 14, 1994 10:18 PM

To:

'Geert Rosseel'

Subject:

euterpe/verilog/bsrc Makefile.tst

Follow Up Flag: Follow up

Flag Status:

Red

Geert Rosseel wrote (on Wed Sep 14):

Update of /u/chip/chip-archive/euterpe/verilog/bsrc In directory ghidra:/s3/geert/euterpe/verilog/bsrc

Modified Files:

Makefile.tst Log Message:

fixed bug:

don't prune list : get \$\$2 not \$\$1 from strength files

Oops! sorry about that. I have still not been able to get rg to run to be able to test it. I think there is still a topt problem. I'm seeing cases where it's leaving timing vioations where things could be powered up. I'm still investigating...

Tim B. Robinson [tbr@aphrodite]

Sent:

Wednesday, September 14, 1994 10:18 PM

To:

'Geert Rosseel'

Subject:

euterpe/verilog/bsrc Makefile.tst

Geert Rosseel wrote (on Wed Sep 14):

Update of /u/chip/chip-archive/euterpe/verilog/bsrc In directory ghidra:/s3/geert/euterpe/verilog/bsrc

Modified Files:

Makefile.tst

Log Message:

fixed bug :

don't prune list : get \$\$2 not \$\$1 from strength files

Oops! sorry about that. I have still not been able to get rg to run to be able to test it. I think there is still a topt problem. I'm seeing cases where it's leaving timing vioations where things could be powered up. I'm still investigating. . .

Sent:

Geert Rosseel [geert@rhea] Wednesday, September 14, 1994 10:47 PM 'geert@rhea' pager log, sender copy

To:

Subject:

page from geert to geert: pageme gmake geert_euterpegards start:Sep_14_20:15 end: Sep_14_20:44 exit

Exhibit C6

tbr

Sent:

Wednesday, September 14, 1994 11:42 PM

To:

'geert'; 'vo'; 'dickson'; 'agc'

Subject:

euterpe atom count

Follow Up Flag: Follow up

Flag Status:

Red

I got a top pass1 atom count for the whole of euterpe at a cycle tie of 926. It reports 10038 failing timing paths and an atom count of 360634.

The baseplate currently has 481389 atoms so this would result in a utilization of 75%. If these numbers can be believed, it sure looks like we ought to be able to build it.

Tim B. Robinson [tbr@aphrodite]

Sent:

Wednesday, September 14, 1994 11:42 PM

To:

'geert@aphrodite'; 'vo@aphrodite'; 'dickson@aphrodite'; 'agc@aphrodite'

Subject:

euterpe atom count

I got a top pass1 atom count for the whole of euterpe at a cycle tie of 926. It reports 10038 failing timing paths and an atom count of 360634.

The baseplate currently has 481389 atoms so this would result in a utilization of 75%. If these numbers can be believed, it sure looks like we ought to be able to build it.

Tim B. Robinson [tbr@aphrodite]

Sent:

Wednesday, September 14, 1994 11:42 PM

To:

'geert@aphrodite'; 'vo@aphrodite'; 'dickson@aphrodite'; 'agc@aphrodite'

Subject:

euterpe atom count

I got a top pass1 atom count for the whole of euterpe at a cycle tie of 926. It reports 10038 failing timing paths and an atom count of 360634.

The baseplate currently has 481389 atoms so this would result in a utilization of 75%. If these numbers can be believed, it sure looks like we ought to be able to build it.

Tim

by aphrodite.microunity.com (8.6.4/muse-sw.2)

id JAA00719; Thu, 15 Sep 1994 09:02:22 -0700

Received: from localhost by ambiorix.microunity.com (8.6.4/muse-sw.2)

id JAA00244; Thu, 15 Sep 1994 09:02:26 -0700

Date: Thu, 15 Sep 1994 09:02:26 -0700

From: geert@ambiorix (Geert Rosseel)

Message-Id: <199409151602.JAA00244@ambiorix.microunity.com>

To: geert@aphrodite, tbr@aphrodite

Subject: Re: sc timing data

Status: 0

Hi,

This should have fixed it .. I'll have to talk to Dave now ..

Geert

tbr

Sent:

Thursday, September 15, 1994 12:01 AM

To:

'geert'; 'tom'; 'dickson'; 'bill'

Subject:

sccgbfr0, sccgdr1

Follow Up Flag: Follow up

_ ..

Flag Status:

Red

What is the status of these two cells? We have one instance of clcgdr1 and 2 of clcgbfr0 in euterpe and these were supposed to get replaced by sc cells. We seem to have a verilog model and a schematic for sccgbfr0, but not for sccgdr1.

I think it is the case that we can eliminate the clcgdr1 altogether without replacing it by the sc variety, because it is only used in series with a clcgbfr0 to make a 0p to 2p clock driver and we now have a "sccgdr" which seems to do that in a single cell.

If everone agrees this substitution is acceptable, rich can you change ck_fgen to use just a single sccgdr instead of this combination please?

The other clcgbfr0 is in cp.V and it looks to me like this should be showing as a csyn error because the 1p output of this is being used as a clock to iosynch, which ought to be a 2p clock. That being the case it looks like this one should be a sccgdr also. Rich can you check this please?

Tim B. Robinson [tbr@aphrodite]

Sent:

Thursday, September 15, 1994 12:01 AM

To: Subject: 'geert@aphrodite'; 'tom@aphrodite'; 'dickson@aphrodite'; 'bill@aphrodite'

sccgbfr0, sccgdr1

What is the status of these two cells? We have one instance of clcgdrl and 2 of clcgbfr0 in euterpe and these were supposed to get replaced by sc cells. We seem to have a verilog model and a schematic for sccgbfr0, but not for sccgdrl.

I think it is the case that we can eliminate the clcgdr1 altogether without replacing it by the sc variety, because it is only used in series with a clcgbfr0 to make a 0p to 2p clock driver and we now have a "sccgdr" which seems to do that in a single cell.

If everone agrees this substitution is acceptable, rich can you change ck_fgen to use just a single sccgdr instead of this combination please?

The other clcgbfr0 is in cp.V and it looks to me like this should be showing as a csyn error because the 1p output of this is being used as a clock to iosynch, which ought to be a 2p clock. That being the case it looks like this one should be a sccgdr also. Rich can you check this please?

tbr

Sent:

Thursday, September 15, 1994 1:05 AM

To:

'geert'

Subject:

sc timing data

Follow Up Flag: Follow up

Flag Status:

Red

I saw your check in of fixes to the sc1p etc timing data format. However, I am still seeing:

Warning! sc2p8 flipflop fanin 17 timing value = 0.0 for cell /n/auspex/s15/tbr/euterpe/proteus/custom/time/tim.lib at line 83 WhatDelayType: Warning! Unknown delay type sc2p8 at line 83 for ce ll /n/auspex/s15/tbr/euterpe/proteus/custom/time/tim.lib

Warning! sc2p3 gate fanin 17 timing value = 0.0 for cell /n/auspex/s15/tbr/eutepe/proteus/custom/time/tim.lib at line 79 WhatDelayType: Warning! Unknown delay type sc2p3 at line 79 for ce ll /n/auspex/s15/tbr/euterpe/proteus/custom/time/tim.lib

Warning! sc1p8 latchlatch fanin 17 timing value = 0.0 for cell /n/auspex/s15/tb/euterpe/proteus/custom/time/tim.lib at line 75 WhatDelayType: Warning! Unknown delay type sc1p8 at line 75 for ce ll /n/auspex/s15/tbr/euterpe/proteus/custom/time/tim.lib

Warning! sc1p3 hrflop fanin 16 timing value = 0.0 for cell /n/auspex/s15/tbr/euerpe/proteus/custom/time/tim.lib at line 71 WhatDelayType: Warning! Unknown delay type sc1p3 at line 71 for ce ll /n/auspex/s15/tbr/euterpe/proteus/custom/time/tim.lib

From: Sent: Tim B. Robinson [tbr@aphrodite]

Thursday, September 15, 1994 1:05 AM

To: Subject: 'geert@aphrodite' sc timing data

I saw your check in of fixes to the sclp etc timing data format. However, I am still seeing:

Warning! sc2p8 flipflop fanin 17 timing value = 0.0 for cell
/n/auspex/s15/tbr/euterpe/proteus/custom/time/tim.lib at line 83
WhatDelayType: Warning! Unknown delay type sc2p8 at line 83 for ce ll
/n/auspex/s15/tbr/euterpe/proteus/custom/time/tim.lib

Warning! sc2p3 gate fanin 17 timing value = 0.0 for cell
/n/auspex/s15/tbr/eutepe/proteus/custom/time/tim.lib at line 79
WhatDelayType: Warning! Unknown delay type sc2p3 at line 79 for ce ll
/n/auspex/s15/tbr/euterpe/proteus/custom/time/tim.lib

Warning! sc1p8 latchlatch fanin 17 timing value = 0.0 for cell
/n/auspex/s15/tb/euterpe/proteus/custom/time/tim.lib at line 75
WhatDelayType: Warning! Unknown delay type sc1p8 at line 75 for ce ll
/n/auspex/s15/tbr/euterpe/proteus/custom/time/tim.lib

Warning! sclp3 hrflop fanin 16 timing value = 0.0 for cell /n/auspex/s15/tbr/euerpe/proteus/custom/time/tim.lib at line 71 WhatDelayType: Warning! Unknown delay type sclp3 at line 71 for ce ll /n/auspex/s15/tbr/euterpe/proteus/custom/time/tim.lib

From: Lisa Robinson [lisar@nosferatu]

Sent: Thursday, September 15, 1994 1:20 AM

To: 'jeffm@nosferatu'; 'mws@nosferatu'

Cc: 'tbr@nosferatu'

Subject: sysproto1 and exmasktest

Sysproto1 Ran ok!

Dump for exmasktest is in /a/rhodan/s3/euterpe/verilog/bsrc/exmasktest*

Lisa R.

Exhibit C6

tbr

Sent:

Thursday, September 15, 1994 6:14 AM

To:

'dickson'

Subject:

.splvs

Follow Up Flag: Follow up

Flag Status:

Red

Please runn csyn on my bsrc/tbr_euterpe-pass1.splvs.

From: Mark Hofmann [hopper@cyclops]

Sent: Thursday, September 15, 1994 9:02 AM

To: 'Richard Dickson'
Cc: 'euterpe@demeter'

Subject: Re: csyn error

Richard Dickson writes:

error (OutputShortsCheck.925) in file "tbr_euterpe-pass1.splvs": net has too many drivers

topmost net:

instance path: top.xlrsltr9_8 cellname path: top.xlrsltr9_8

drivers:

instance path: top.xxlug_ctrldatag_q_9ag_q_9a_8_72p8p_1.xlrsltr9_8

cellname path: top.scsmf3v3 .sis1_ad1ph instance path: top.xxlug_ctrldatag_q_9ag_q_9a_8_72p12p_1.xlrsltr9_8

cellname path: top.scsof3v3 .d4_ad1ph

instance path: top.xxlug_ctrldatag_q_9ag_q_9a_8_72p7p_1.xlrsltr9_8

cellname path: top.scsmf3rv3 .is3_ad1ph

topmost net:

instance path: top.xlrsltr9_n_8 cellname path: top.xlrsltr9_n_8

drivers:

 $instance\ path:\ top.xxlug_ctrldatag_q_9ag_q_9a_8_72p9p_1.xlrsltr9_n_8$

cellname path: top.scsmf3v3 .sis1_ad1ph

instance path: top.xxlug_ctrldatag_q_9ag_q_9a_8_72p10p_1.xlrsltr9_n_8

cellname path: top.scsmf3v3 .sis1 ad1ph

instance path: top.xxlug ctrldatag q 9ag q 9a 8 72p12p 1.xlrsltr9 n 8

cellname path: top.scsof3v3 .d4_and1ph

no pin properties for sis1_ad1ph and is3_ad1ph in the netlist. csyn must be assuming that one or both of these pins are outputs. csyn will guess whether a pin is an input or an output if not given the info in netlist.

I think you've put your finger on it, Rich. sis1 ad1ph needs an input flag body.

-hopper

Exhibit C6

From: Mark Hofmann [hopper@cyclops]

Sent: Thursday, September 15, 1994 9:22 AM

To: 'Richard Dickson'
Cc: 'euterpe@demeter'

Subject: Re: csyn error

Richard Dickson writes: exclusive leaf-input set

```
cellname path: top.scsmf3v3
                                           .cs3a_a2peh
                                           .cs3b_a2peh
cellname path: top.scsmf3v3
cellname path: top.scsmf3v3
                                           .cs3c_a2peh
cellname path: top.scsmf3v3
                                           .cs3d_a2peh
cellname path: top.scsmf3v3
                                           .cs3e_a2peh
cellname path: top.scsmf3rv3
                                            .zs3a_a2peh
cellname path: top.scsmf3rv3
                                           .zs3b_a2peh
cellname path: top.scsmf3rv3
                                            .zs3c_a2peh
cellname path: top.scsmf3rv3
                                           .zs3d_a2peh
```

Looks like what's needed here is

cs3_a2peh_1

cs3_a2peh_2

cs3_a2peh 3

cs3_a2peh_4

cs3_a2peh_5

and

 $zs3_a2peh_l$

zs3_a2peh_2

zs3_a2peh_3

zs3_a2peh_4

to satisfy the naming convention with "E" type signals.

-hopper

From: Mark Hofmann [hopper@cyclops]
Sent: Thursday, September 15, 1994 10:34 AM
To: 'Richard Dickson'
Cc: 'euterpe@demeter'
Subject: Re: csyn errors

Richard Dickson writes: you'all

the output of the xlu block is _adlph signal type but all its destinations are typically _ad0ph we'll have to fix this up.

```
Reason: drivers are non-differential or fail swing requirements.
diff inputs
  instance path: top.xrgrghuopamx19rru0.xlrsltr9_83
  instance path: top.xrgrghuopamx19rru0.xlrsltr9_n_83
  cellname path: top.xbmux5dh3s
                                      .d2 ad0ph
  cellname path: top.xbmux5dh3s
                                      .d2 and0ph
paired drivers
  instance path: top.xxlug_ctrldatag_q_9ag_q_9a_19_83p3p_1.xlrsltr9_83
  instance path: top.xxlug ctrldatag q 9ag q 9a 19 83p1p 1.xlrsltr9_83
  instance path: top.xxlug_ctrldatag_q_9ag_q_9a_19_83p4p_1.xlrsltr9_83
  instance path: top.xxlug_ctrldatag_q_9ag_q_9a_19_83p6p_1.xlrsltr9_n_83
  instance path: top.xxlug_ctrldatag_q_9ag_q_9a_19_83p5p_1.xlrsltr9_n_83
  instance path: top.xxlug_ctrldatag_q_9ag_q_9a_19_83p1p_1.xlrsltr9_n_83
  cellname path: top.scsmf3v3
                                               .sis1_ad1ph
  cellname path: top.scsof3v3
                                               .d4 ad1ph
  cellname path: top.scsmf3rv3
                                               .is3 ad1ph
  cellname path: top.scsmf3v3
                                               .sisl adlph
  cellname path: top.scsmf3v3
                                               .sis1 ad1ph
  cellname path: top.scsof3v3
                                              .d4 and 1ph
paired topmost nets
  instance path: top.xlrsltr9 83
  instance path: top.xlrsltr9 n 83
  cellname path: top.xlrsltr9_83
  cellname path: top.xlrsltr9_n_83
```

I think these driver signals are candidates for "mp" qualifiers (signals which can drive 0 or 1p inputs). Fred, do I have this right?

-hopper

tbr

Sent:

Thursday, September 15, 1994 11:01 AM

To:

'vant'

Cc:

'geert@aphrodite'; 'hopper@aphrodite'; 'vanthof@aphrodite'

Subject:

Re: timing estimator

Follow Up Flag: Follow up

Flag Status:

Red

vant wrote (on Thu Sep 15):

```
Tim B. Robinson writes:
```

>Now we have the ability to set primary output strengths on an instance >by instance basis we need some easy way to estimate what strength is >needed. How easy would it be to come up with a script which would >make a guess based on input say of the form:

><guesstime> h12s 1.3 xbmux3dh8s 2.1 xbff

>What I'm trying to indicate or example is: assume a half swing 12s >output, 1.3mm wilre, middle gate as specified, 2.1mm wire into a flop.

>What time would this pat have (approx)?

>It would need to be smart enough to handle half rate paths also.

>Any thoughts?

>Tim

I'm not sure I understand the above yet, but I believe something like this could be built into topt. We could set up an auxilary file (or add something to the power.tab) which topt could read and make a guess based on the timing tables.

I had in mind something fairly simple. Just to give a beeter idea of what starting value to choose in the power tab file before getting to topt. Since the lengths will be fairly gross estimates based on laying a ruler on the floorplan plot, great accuracy is not needed. Getting within 20% is probably fine. Without such a script, I'd probably assume a fixed delay for any cell for setup, clock to out or d2q, and then some lookup table for rc based on length.

Scott Furman [fur@quetzalcoatl]

Sent:

Thursday, September 15, 1994 11:24 AM

To:

Subject:

latest NB proposal

If the latest NB proposal (per-cylinder masks for admission control) required only SOFA changes, I think the hardware folks would grumble a bit, but would be willing to implement it. After all, the additional cost in SOFA atoms is less than 0.1 % of those on Euterpe -- it's not a make-or-break proposition.

Unfortunately, the modification to NB very probably requires a baseplate change to avoid routing a large bus from Cerberus to NB through a congested area. The baseplate is in DRC right now, a process which Tim says can take as long as a month. There doesn't seem to be a technical reason to tape-out the baseplate early - He even implied that the mask tapes would not necessarily be sent out immediatedly for fabrication. Rather, Tim is concerned that a delay in the baseplate tapeout would cause a later crunch for CAD licenses, machine time, and human resources.

(Given this reasoning, I'm not certain why the custom portions of the superfluous second Hermes channel aren't being removed from the baseplate right now, to reduce the apparently high risk of running out of SOFA area.)

Tim also feels that it's more important to get a functionally working chip with some deficiencies as soon as possible rather than risk delay in exchange for additional features. I agree with his sentiment, so I'm very reluctant to ask for a change to the Euterpe baseplate.

This is what I propose we ask for:

- 1) The hardware group should investigate whether there is any way to implement the new NB proposal without a baseplate change.
- 2) If there is no way to accomplish #1, it is agreed that any future change in the Euterpe baseplate will include the minor modifications to support the changes to $\overline{\text{NB}}$. (We won't necessarily have to switch to the new $\overline{\text{NB}}$ scheme at that time. We can make the decision then as to whether we want to modify the SOFA logic and upset the verification apple-cart.)

-Scott

Scott Furman [fur@quetzalcoatl]

Sent:

Thursday, September 15, 1994 12:20 PM

To:

'abbott (Curtis Abbott)'

Cc:

>

'brendan@quetzalcoatl'; 'guarino@quetzalcoatl'; 'gmo@quetzalcoatl'

Subject:

latest NB proposal

Curtis Abbott writes:

- > I think everything in your message is right on except >
 > This is what I propose we ask for:
- > 1) The hardware group should investigate whether there is any way to
 - implement the new NB proposal without a baseplate change.

> My problem with this is that, well, haven't they already done so (with > a lot of stimulation from you)? Is there really something concrete > you're asking them to do? If so, spell it out; if not, it should be > easier to get 2).

No, this has not been looked at, because I did not realize until yesterday that the baseplate was already in the process of tapeout.

The problem is that the change to NB is not really on the hardware group's agenda. Billz has been very cooperative and helpful, but he has made it clear that he does not like changes that enlarge, rather than shrink, NB's bounding box. I can continue to pester the hardware guys, but I think that for them to be truly motivated will require a push from Tim and hence a push on Tim from us.

-Scott

From: Richard Dickson [dickson@demeter]

Sent: Thursday, September 15, 1994 2:09 PM

To: 'tbr@demeter'

Subject: csyn

tim,

its alot better i'll go thru the file soon.

-rw-r--r- 1 dickson 1298397 Sep 15 11:08 tbr_euterpe-pass1.csyn

dickson

From: Lisa Robinson [lisar@rhodan]

Sent: Thursday, September 15, 1994 2:09 PM

To: 'jeffm@rhodan'

Cc: 'woody@rhodan'; 'mws@rhodan'; 'tbr@rhodan'; 'billz@rhodan'

Subject: exaliagneasy

Jeff dump is in /n/rhodan/s2/euterpe/verilog/bsrc/exaligneasy.*

Lisa R.

tbr

Sent:

Thursday, September 15, 1994 2:10 PM

To:

'Richard Dickson'

Subject:

csyn

Follow Up Flag: Follow up

Flag Status:

Red

Richard Dickson wrote (on Thu Sep 15):

tim,

its alot better i'll go thru the file soon.

-rw-r--r- 1 dickson 1298397 Sep 15 11:08 tbr_euterpe-pass1.csyn

Great!

From: Richard Dickson [dickson@demeter]

Sent: Thursday, September 15, 1994 3:39 PM

To: 'euterpe@demeter'

Subject: csyn error

error (OutputShortsCheck.925) in file "tbr_euterpe-pass1.splvs": net has too many drivers

topmost net:

instance path: top.xlrsltr9 8 cellname path: top.xlrsltr9 8

instance path: top.xxlug_ctrldatag_q_9ag_q_9a_8_72p8p_1.xlrsltr9_8

cellname path: top.scsmf3v3 .sisl_adlph

instance path: top.xxlug_ctrldatag_q_9ag_q_9a_8_72p12p_1.xlrsltr9_8

cellname path: top.scsof3v3 .d4 adlph

instance path: top.xxlug_ctrldatag_q_9ag_q_9a_8_72p7p_1.xlrsltr9_8

cellname path: top.scsmf3rv3 .is3 ad1ph

topmost net:

instance path: top.xlrsltr9 n 8 cellname path: top.xlrsltr9_n_8

drivers:

instance path: top.xxlug_ctrldatag_q_9ag_q_9a_8_72p9p_1.xlrsltr9_n_8

cellname path: top.scsmf3v3 .sis1_ad1ph

instance path: top.xxlug_ctrldatag_q_9ag_q_9a_8_72p10p_1.xlrsltr9_n_8

cellname path: top.scsmf3v3 .sis1_ad1ph instance path: top.xxlug_ctrldatag_q_9ag_q_9a_8_72p12p_1.xlrsltr9_n_8

cellname path: top.scsof3v3 .d4_and1ph

no pin properties for sis1 ad1ph and is3 ad1ph in the netlist. csyn must be assuming that one or both of these pins are outputs. csyn will guess whether a pin is an input or an output if not given the info in netlist.

dickson

From: Richard Dickson [dickson@demeter]

Sent: Thursday, September 15, 1994 4:08 PM

To: 'euterpe@demeter'

Subject: csyn error

you'all

error (ExclusiveInputSetCheck.227) in file "tbr_euterpe-pass1.splvs": invalid exclusive leaf-input set

cellname path:	top.scsmf3v3	.cs3a_a2peh
cellname path:	top.scsmf3v3	.cs3b_a2peh
cellname path:	top.scsmf3v3	.cs3c_a2peh
cellname path:	top.scsmf3v3	.cs3d_a2peh
cellname path:	top.scsmf3v3	.cs3e_a2peh
cellname path:	top.scsmf3rv3	.zs3a_a2peh
cellname path:	top.scsmf3rv3	.zs3b_a2peh
cellname path:	top.scsmf3rv3	.zs3c_a2peh
cellname path:	top.scsmf3rv3	.zs3d a2peh

dickson

From: Lisa Robinson [lisar@rhodan]

Sent: Thursday, September 15, 1994 4:21 PM

To: 'jeffm@rhodan'

Cc: 'mws@rhodan'; 'woody@rhodan'; 'billz@rhodan'; 'tbr@rhodan'

Subject: extimertest

Dump in /n/rhodan/s3/euterpe/verilog/bsrc/extimertest.*

Lisa R.

Exhibit C6

vant [vanthof@hestia] From:

Sent: Thursday, September 15, 1994 4:31 PM

To: 'Tim B. Robinson' Cc: 'Dave Van't Hof

Subject: Re: topt nit

Tim B. Robinson writes:

>I saw the following in the .log file. There seems to be a missing

>newline:

>Warning! clk_to_q latch fanin 1 timing value = 0.0 for cell xbhrdf32s at line 135902

>Warning! clk_to_q hrflop fanin 1 timing value = 0.0 for cell xbhrdf32s at line 135923 Reading Cap/Delay table file /n/auspex/s15/tbr/euterpe/proteus/custom/time/tim.lib

>Warning. Invalid format at line 10

>Warning. Invalid format at line 15

>Tim

Okey Dokey. I've put in a change for that and this version should be installed within the next 1/2 hour if I don't find anything else to change.

Thanks, Dave

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering, Inc. "What rolls down stairs, alone or in pairs, rolls over the neighbor's dog? What's great for a snack and fits on your back? It's log, log, log!" #incluce <std_disclaim.h> LOG from BLAMMO! (tm) All kids love Log!

```
Sent:
            Thursday, September 15, 1994 4:37 PM
  To:
            'euterpe@demeter'
  Subject: csyn errors
you'all
the output of the xlu block is _adlph signal type but all its destinations
are typically _ad0ph we'll have to fix this up.
  Reason: drivers are non-differential or fail swing requirements.
  diff inputs
    instance path: top.xrgrghuopamx19rru0.xlrsltr9_83
    instance path: top.xrgrghuopamx19rru0.xlrsltr9_n_83
    cellname path: top.xbmux5dh3s
                                        .d2 ad0ph
    cellname path: top.xbmux5dh3s
                                        .d2 and0ph
  paired drivers
    instance path: top.xxlug_ctrldatag_q_9ag_q_9a_19_83p3p_1.xlrsltr9_83
    instance path: top.xxlug ctrldatag q 9ag q 9a 19 83p1p 1.xlrsltr9 83
    instance path: top.xxlug ctrldatag q 9ag q 9a_19_83p4p_1.xlrsltr9_83
    instance path: top.xxlug_ctrldatag_q_9ag_q_9a_19_83p6p_1.xlrsltr9_n_83
    instance path: top.xxlug ctrldatag q 9ag q 9a_19_83p5p_1.xlrsltr9_n_83
    instance path: top.xxlug_ctrldatag_q_9ag_q_9a_19_83p1p_1.xlrsltr9_n_83
                                                  .sis1_ad1ph
    cellname path: top.scsmf3v3
    cellname path: top.scsof3v3
                                                 .d4 ad1ph
    cellname path: top.scsmf3rv3
                                                  .is3 ad1ph
    cellname path: top.scsmf3v3
                                                  .sis1_ad1ph
                                                  .sisl adlph
    cellname path: top.scsmf3v3
                                                 .d4_and1ph
    cellname path: top.scsof3v3
  paired topmost nets
    instance path: top.xlrsltr9 83
    instance path: top.xlrsltr9 n 83
    cellname path: top.xlrsltr9 83
    cellname path: top.xlrsltr9 n 83
```

Richard Dickson [dickson@demeter]

dickson

From:

tbr

Sent:

Thursday, September 15, 1994 5:02 PM

To:

'Mark Hofmann'

Cc:

'Richard Dickson'; 'vo'

Subject:

Re: csyn error

Follow Up Flag: Follow up

Flag Status:

Red

Can tom take care of this in bill's absense? When the change is checked in, we will need a releasebom in ged/sc to get the correct edif representatin to build. I can handle that if needed as I have the full tree checked out.

Tim

Mark Hofmann wrote (on Thu Sep 15):

```
Richard Dickson writes:
error (OutputShortsCheck.925) in f
```

error (OutputShortsCheck.925) in file "tbr_euterpe-pass1.splvs": net has too many drivers

topmost net:

instance path: top.xlrsltr9_8 cellname path: top.xlrsltr9_8

drivers:

instance path: top.xxlug_ctrldatag_q_9ag_q_9a_8_72p8p_1.xlrsltr9_8

cellname path: top.scsmf3v3 .sis1_adlph

instance path: top.xxlug_ctrldatag_q_9ag_q_9a_8_72p12p_1.xlrsltr9_8

cellname path: top.scsof3v3 .d4 ad1ph

instance path: top.xxlug_ctrldatag_q_9ag_q_9a_8_72p7p_1.xlrsltr9_8

cellname path: top.scsmf3rv3 .is3_ad1ph

topmost net:

instance path: top.xlrsltr9_n_8 cellname path: top.xlrsltr9_n_8

drivers

instance path: top.xxlug_ctrldatag_q_9ag_q_9a_8_72p9p_1.xlrsltr9_n_8

cellname path: top.scsmf3v3 .sis1_ad1ph

instance path: top.xxlug_ctrldatag_q_9ag_q_9a_8_72p10p_1.xlrsltr9_n_8

cellname path: top.scsmf3v3 .sis1_ad1ph

instance path: top.xxlug_ctrldatag_q_9ag_q_9a_8_72p12p_1.xlrsltr9_n_8

cellname path: top.scsof3v3 .d4_and1ph

no pin properties for sis1_ad1ph and is3_ad1ph in the netlist. csyn must be assuming that one or both of these pins are outputs. csyn will guess whether a pin is an input or an output if not given the info in netlist.

I think you've put your finger on it, Rich. sis1_ad1ph needs an input flag body.

-hopper

From: Lisa Robinson [lisar@rhodan]

Sent: Thursday, September 15, 1994 5:23 PM

To: 'jeffm@rhodan'

Cc: 'woody@rhodan'; 'mws@rhodan'; 'tbr@rhodan'

Subject: privnumtest

Dump in /n/rhodan/s3/euterpe/verilog/bsrc/privnumtest.*

Lisa R.

Exhibit C6

From: Fred Obermeier [fwo@pelagon]

Sent: Thursday, September 15, 1994 5:43 PM

To: 'dickson@demeter'; 'hopper@cyclops'

Cc: 'euterpe@demeter'; 'fwo@pelagon'

Subject: Re: csyn errors

> Mark sez:

> I think these driver signals are candidates for "mp" qualifiers (signals

> which can drive 0 or 1p inputs). Fred, do I have this right?

Actually, that's backwards. The range p-qualifiers are inputs, not outputs. An "mp" input can be driven by a 0p or 1p output, while an "lp" input can be driven by a 1p or 2p output. I'm not sure if these range p-qualifiers can be of help here.

Fred.

tbr

Sent:

Thursday, September 15, 1994 5:53 PM

To:

'Mark Hofmann'

Cc:

'Richard Dickson'; 'euterpe@demeter'

Subject:

Re: csyn errors

Follow Up Flag: Follow up

_ ...

Flag Status:

Red

Mark Hofmann wrote (on Thu Sep 15):

Richard Dickson writes: you'all

the output of the xlu block is _adlph signal type but all its destinations are typically _ad0ph we'll have to fix this up.

Reason: drivers are non-differential or fail swing requirements. diff inputs instance path: top.xrgrghuopamx19rru0.xlrsltr9_83 instance path: top.xrgrghuopamx19rru0.xlrsltr9_n_83 cellname path: top.xbmux5dh3s .d2 ad0ph cellname path: top.xbmux5dh3s .d2 and0ph paired drivers instance path: top.xxlug_ctrldatag_q_9ag_q_9a_19_83p3p_1.xlrsltr9_83 instance path: top.xxlug_ctrldatag_q_9ag_q_9a_19_83p1p_1.xlrsltr9_83 instance path: top.xxlug_ctrldatag_q_9ag_q_9a_19_83p4p_1.xlrsltr9_83 instance path: top.xxlug_ctrldatag_q_9ag_q_9a_19_83p6p_1.xlrsltr9_n_83 instance path: top.xxlug_ctrldatag_q_9ag_q_9a_19_83p5p_1.xlrsltr9_n_83 instance path: top.xxlug_ctrldatag_q_9ag_q_9a_19_83p1p_1.xlrsltr9_n_83 .sis1_ad1ph cellname path: top.scsmf3v3 cellname path: top.scsof3v3 .d4 ad1ph cellname path: top.scsmf3rv3 .is3 ad1ph cellname path: top.scsmf3v3 .sis1_ad1ph cellname path: top.scsmf3v3 .sis1 ad1ph cellname path: top.scsof3v3 .d4 and1ph paired topmost nets instance path: top.xlrsltr9 83 instance path: top.xlrsltr9_n_83 cellname path: top.xlrsltr9_83 cellname path: top.xlrsltr9_n_83

I think these driver signals are candidates for "mp" qualifiers (signals which can drive 0 or 1p inputs). Fred, do I have this right?

No. Currently they are 1p outputs which ought to be able to drive mp inputs. However, in the design, these outputs go to xbxor3 and xbmaj3 gates which can only accept 1p inputs. So we need the XLU to have 0p outputs or we will have to have yet another rank of custom converters to get the outputs into a form our regular cells can use.

Jay Tomlinson [woody@demeter]

Sent:

Thursday, September 15, 1994 10:15 PM

To:

'tbr@demeter'

Cc:

'dickson@demeter'; 'lisar@demeter'

Subject: xlu cell change doesn't compile

My local proteus is pointing to /u/chip. Do I have something set-up wrong?

Lisa I think I have a fix for the knobeasy bug, but I can't test it. Jay

Warning! Port sizes differ in port connection (port 6) [Verilog-PCDPC] "/n/auspex/s20/woody/chip/euterpe/proteus/verilog /ged/scsx3pv3.v", 75: ZS3A1_AE2PH

Error! Too many module port connections [Verilog-TMPC]

"/n/auspex/s20/woody/chip/euterpe/proteus/verilog
/ged/scsx3pv3.v", 75: P4P_1(PHIA, PHIB, PHIA,
PHIB, PHIA, PHIB, ZS3A1_AE2PH, ZS3B1_AE2PH,
ZS3C1_AE2PH, ZS3D1_AE2PH, Z3B_AD1PH,
Z3B_AND1PH, Z3C_AD1PH, Z3C_AND1PH, XD3C3B0_AD1PH
, XD3C3B0_AND1PH, D41_AD1PH, UN1SCSMF3RV34PDO210
, UN1SCSMF3RV34PDO20, UN1SCSMF3RV34PR10,
UN1SCSMF3RV34PR0)

Warning! Port sizes differ in port connection (port 6) [Verilog-PCDPC] "/n/auspex/s20/woody/chip/euterpe/proteus/verilog /ged/scsx3pv3.v", 80: ZS3A0 AE2PH

Error! Too many module port connections [Verilog-TMPC]

"/n/auspex/s20/woody/chip/euterpe/proteus/verilog
/ged/scsx3pv3.v", 80: P7P_1(PHIA, PHIB, PHIA,
PHIB, PHIA, PHIB, ZS3A0_AE2PH, ZS3B0_AE2PH,
ZS3C0_AE2PH, ZS3D0_AE2PH, Z3B_AD1PH,
Z3B_AND1PH, Z3C_AD1PH, Z3C_AND1PH, XD3C3A0_AD1PH
, XD3C3A0_AND1PH, D40_AD1PH, UN1SCSMF3RV37PDO210
, UN1SCSMF3RV37PDO20, UN1SCSMF3RV37PR0,
UN1SCSMF3RV37PR10)

Error! Maximum error count 200 exceeded. Please use +max_err_count+<num> to modify maximum error count

gmake: *** [bsim] Error 1

tbr

Sent:

Thursday, September 15, 1994 10:56 PM

To:

'Jay Tomlinson'

Cc:

'dickson@demeter'; 'lisar@demeter'

Subject:

xlu cell change doesn't compile

Follow Up Flag: Follow up

Flag Status:

Red

Jay Tomlinson wrote (on Thu Sep 15):

My local proteus is pointing to /u/chip. Do I have something set-up wrong?

Lisa I think I have a fix for the knobeasy bug, but I can't test it. Jav

Warning! Port sizes differ in port connection (port 6) [Verilog-PCDPC] "/n/auspex/s20/woody/chip/euterpe/proteus/verilog /ged/scsx3pv3.v", 75: ZS3A1_AE2PH

Error! Too many module port connections [Verilog-TMPC]

"/n/auspex/s20/woody/chip/euterpe/proteus/verilog
/ged/scsx3pv3.v", 75: P4P_1(PHIA, PHIB, PHIA,
PHIB, PHIA, PHIB, ZS3A1_AE2PH, ZS3B1_AE2PH,
ZS3C1_AE2PH, ZS3D1_AE2PH, Z3B_AD1PH,
Z3B_AND1PH, Z3C_AD1PH, Z3C_AND1PH, XD3C3B0_AD1PH
, XD3C3B0_AND1PH, D41_AD1PH, UN1SCSMF3RV34PDO210
, UN1SCSMF3RV34PDO20, UN1SCSMF3RV34PR10,
UN1SCSMF3RV34PR0)

Warning! Port sizes differ in port connection (port 6) [Verilog-PCDPC] "/n/auspex/s20/woody/chip/euterpe/proteus/verilog /ged/scsx3pv3.v", 80: ZS3A0_AE2PH

Error! Too many module port connections [Verilog-TMPC]

"/n/auspex/s20/woody/chip/euterpe/proteus/verilog
/ged/scsx3pv3.v", 80: P7P_1(PHIA, PHIB, PHIA,
PHIB, PHIA, PHIB, ZS3A0_AE2PH, ZS3B0_AE2PH,
ZS3C0_AE2PH, ZS3D0_AE2PH, Z3B_AD1PH,
Z3B_AND1PH, Z3C_AD1PH, Z3C_AND1PH, XD3C3A0_AD1PH
, XD3C3A0_AND1PH, D40_AD1PH, UN1SCSMF3RV37PDO210
, UN1SCSMF3RV37PDO20, UN1SCSMF3RV37PR0,
UN1SCSMF3RV37PR10)

Error! Maximum error count 200 exceeded. Please use +max err count+<num> to modify maximum error count

gmake: *** [bsim] Error 1

No, it's a result of the release I mailed the warning about. For some

reaon the rebuild in /u/chip failed when the auspex was rebooted. I'm trying to recover it now.

```
From:
                    tbr
  Sent:
                    Thursday, September 15, 1994 11:29 PM
                    'vant'
  To:
  Cc:
                    'Dave Van't Hof'
  Subject:
                    Re: pager log message
  Follow Up Flag: Follow up
  Flag Status:
                    Red
vant wrote (on Thu Sep 15):
 Tim B. Robinson writes:
 >page from tbr to vanthof:
 >With latest topt now having trouble with regular flops mismatching pincount, tbr
 >
 Hi. What module are you having problems with?
rg. here's a sample:
... Processing rest of user PDL.
In XBORFF3DH24S at line 13795:
--> NPINS:10;
** Syntax Error: The number of pins on the logical type XBORFF3DH24S
(NPINS = 12) does not agree with the corresponding physical type
XBORFF3DH24S (NPINS = 10).
(Message number 5 Severity 5)
In XBORFF5DH24S at line 14337:
--> NPINS:12:
** Syntax Error: The number of pins on the logical type XBORFF5DH24S
(NPINS = 14) does not agree with the corresponding physical type
XBORFF5DH24S (NPINS = 12).
(Message number 5 Severity 5)
... Processing rest of system PDL.
... Processing TDL.
... TECHNOLOGYLIB:SOFA;
... Computed Grid Size = 1000
... Final Processing.
      2 fatal errors occured. PCOMP aborting.
Terminated at
                   : 94/09/15 21:18:59
Elapsed CPU time
                   : 0 Hrs 0 Mins 5 Secs
Elapsed wall clock time: 0 Hrs 0 Mins 6 Secs
make[2]: *** [gards/rg-pass2.pcomp.lis] Error 1
make[2]: Leaving directory 'N/auspex/root/s15/tbr/euterpe/verilog/bsrc/rg'
make[1]: *** [rg-base.netcap] Error 1
```

rm rgplr0.optesp rgplr0.esp make[1]: Leaving directory `/N/auspex/root/s15/tbr/euterpe/verilog/bsrc/rg' make: *** [rggards] Error 1

Pass 1 was fine.

tbr

Sent:

Thursday, September 15, 1994 11:35 PM

To:

'dickson'

Subject:

euterpe_driver.V

Follow Up Flag: Follow up

Flag Status:

Red

What is the force of "busrst"? In the system we have to rely on cerberus comming up without anything external holding SD down initially.

Tim

Exhibit C6

vant [vanthof@hestia]

Sent:

Friday, September 16, 1994 12:11 AM

To:

'Geert Rosseel'

Cc:

'Dave Van't Hof'; 'Mark Hofmann'; 'Tim B. Robinson'

Subject:

topt return code when running on euterpe

Geert.

I can't duplicate the topt return code of 4 which you were seeing when running on euterpe. I'll keep look as hopper is also seeing the BAD EDIF return code, but I'm confused.

Thanks,

Dave

Dav

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering, Inc.

"What rolls down stairs, alone or in pairs, rolls over the neighbor's dog?

What's great for a snack and fits on your back? It's log, log! "LOG from BLAMMO! (tm) All kids love Log! #incluce <std_disclaim.h>

From: Sent: Richard Dickson [dickson@gamorra] Friday, September 16, 1994 12:30 AM

To:

'euterpe@gamorra'

Subject:

csyn error

you'all

heres another one

input

instance path: top.xpadbl.nc46 cellname path: top.padbl.pmosg_v

topmost net

instance path: top.nc46 cellname path: top.nc46

input

instance path: top.xpadbr.nc49 cellname path: top.padbr.bjtlb_v

topmost net

instance path: top.nc49 cellname path: top.nc49

input

instance path: top.xpadtl.nc41 cellname path: top.padtl .nmosg_v

topmost net

instance path: top.nc41 cellname path: top.nc41

input

instance path: top.xpadtr.nc43
cellname path: top.padtr .r2kwl_v

topmost net

instance path: top.nc43
cellname path: top.nc43

dickson

From: Richard Dickson [dickson@demeter]

Sent: Friday, September 16, 1994 1:09 AM

To: 'tbr@demeter'
Subject: gards/topt

tim,

i,ve been updating pim files and re-running a couple gards blocks (mc and gf) they both fail in this way.

Memory usage: 29.301MB Exit code: 3 (Invalid Input Data) gmake[1]: **** [mc-iter] Error 1

gmake[1]: Leaving directory '/N/rama/root/s5/dickson/euterpe/verilog/bsrc/mc'

gmake: *** [mcgards] Error 1

does this mean topt ran across some bad timing data?

dickson

tbr

Sent:

Friday, September 16, 1994 1:12 AM

To:

'Richard Dickson'

Subject:

gards/topt

Flag Status:

Follow Up Flag: Follow up

Red

Richard Dickson wrote (on Thu Sep 15):

tim,

i,ve been updating pim files and re-running a couple gards blocks (mc and gf) they both fail in this way.

Memory usage: 29.301MB Exit code: 3 (Invalid Input Data)

gmake[1]: *** [mc-iter] Error 1

gmake[1]: Leaving directory '/N/rama/root/s5/dickson/euterpe/verilog/bsrc/mc'

gmake: *** [mcgards] Error 1

does this mean topt ran across some bad timing data?

Possibly. forward to dave. He's been trying to track down soem problem geert and hopper were seeing. This may be related.

I'm currently seeing another problem in that the number of clockinputs on the flops are getting messed up.

From: Lisa Robinson [lisar@nosferatu]

Sent: Friday, September 16, 1994 1:26 AM

To: 'jeffm@nosferatu'

Cc: 'woody@nosferatu'; 'billz@nosferatu'; 'mws@nosferatu'; 'tbr@nosferatu'

Subject: exaligntest failed

Fairly early - register commit trace in /n/nosferatu/s2/euterpe/verilog/bsrc/res/15994.109/results/exaligntest.dpo.

Blink and extimertest ran ok.

Lisa R.

Exhibit C6

```
Cc:
            'Dave Van't Hof'; 'Mark Hofmann'
  Subject: Re: pager log message
Tim B. Robinson writes:
>
>vant wrote (on Thu Sep 15):
  Tim B. Robinson writes:
>
>
  >page from thr to vanthof:
  >With latest topt now having trouble with regular flops mismatching pincount. tbr
>
>
  >
  Hi. What module are you having problems with?
>
>rg. here's a sample:
>... Processing rest of user PDL.
>In XBORFF3DH24S at line 13795:
>--> NPINS:10;
>** Syntax Error: The number of pins on the logical type XBORFF3DH24S
>(NPINS = 12) does not agree with the corresponding physical type
>XBORFF3DH24S (NPINS = 10).
>(Message number 5 Severity 5)
>In XBORFF5DH24S at line 14337:
>--> NPINS:12;
>** Syntax Error: The number of pins on the logical type XBORFF5DH24S
>(NPINS = 14) does not agree with the corresponding physical type
>XBORFF5DH24S (NPINS = 12).
>(Message number 5 Severity 5)
>... Processing rest of system PDL.
>... Processing TDL.
>... TECHNOLOGYLIB:SOFA;
>... Computed Grid Size = 1000
>... Final Processing.
>
       2 fatal errors occured. PCOMP aborting.
>Terminated at
                    : 94/09/15 21:18:59
>Elapsed CPU time
                      : 0 Hrs 0 Mins 5 Secs
>Elapsed wall clock time: 0 Hrs 0 Mins 6 Secs
>make[2]: *** [gards/rg-pass2.pcomp.lis] Error 1
>make[2]: Leaving directory \N/auspex/root/s15/tbr/euterpe/verilog/bsrc/rg*
>make[1]: *** [rg-base.netcap] Error 1
>rm rgplr0.optesp rgplr0.esp
>make[1]: Leaving directory '/N/auspex/root/s15/tbr/euterpe/verilog/bsrc/rg'
```

Sent: To: vant [vanthof@hestia]

'Tim B. Robinson'

Friday, September 16, 1994 1:26 AM

```
>make: *** [rggards] Error 1
>
>Pass 1 was fine.
>
>Tim
>
Okay. please try again. I found a problem with powering primary outputs because of this 2p stuff.

Sorry about that.
Dave
```

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering, Inc. "What rolls down stairs, alone or in pairs, rolls over the neighbor's dog? What's great for a snack and fits on your back? It's log, log, log!"

LOG from BLAMMO! (tm) All kids love Log! #incluce <std_disclaim.h>

tbr

Sent:

Friday, September 16, 1994 8:11 AM

То:

'vanthof'

Subject:

Exit status 4

Follow Up Flag: Follow up

_ ...

Flag Status:

Red

It happend for me with your latest version. I was runnint tbr_euterpe-pass1 in my bsrc directory.

I have not looked over the log file, but will when I get in.

From: vant [vanthof@hestia]

Sent: Friday, September 16, 1994 8:12 AM

To: 'Tim B. Robinson'
Cc: 'vanthof@aphrodite'

Subject: Re: Exit status 4

Tim B. Robinson writes:

>
> The happend for me with your latest version. I was runnint > tbr_euterpe-pass1 in my bsrc directory.
> I have not looked over the log file, but will when I get in. > Tim >

Okay. I'll take a look. Something somewhere is setting this and I can't seem to find it.

Thanks, Dave

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering, Inc. "What rolls down stairs, alone or in pairs, rolls over the neighbor's dog? What's great for a snack and fits on your back? It's log, log, log!"

LOG from BLAMMO! (tm) All kids love Log! #incluce <std_disclaim.h>

tbr

Sent:

Friday, September 16, 1994 10:50 AM

To:

'doi'

Subject:

releaseborn

Follow Up Flag: Follow up

Flag Status:

Red

There is a problem when a releasebom happens in a lower level and the non .0 bom is created at higher levels. The log message for the upper level BOM does not show what subdir caused it. eg in euterpe/verilog/bsrc:

revision 119.8

date: 1994/09/15 21:32:11 LT; author: tbr; state: Exp; lines: +2 -2 updated power.tab.local

revision 119.7

date: 1994/09/15 21:30:00 LT; author: tbr; state: Exp; lines: +2 -2

latest placement

The messages are meaningful in he section where they were entered, but convey nothing at the top level. Is it possible to add something to this log to say which sub-dir the message came from?

tbr

Sent:

Friday, September 16, 1994 11:04 AM

To:

'geert'; 'hopper'

Cc:

'vanthof'

Subject:

Bogus data

Follow Up Flag: Follow up

Flag Status:

Red

This lot came back in one of my runs last night:

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce Il iobyte

Warning! iobyte gate fanin 1 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce Il iobyte

Warning! iobyte latch fanin 1 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte flipflop fanin 1 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latchlatch fanin 1 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte hrflop fanin 1 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte gate fanin 2 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latch fanin 2 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte flipflop fanin 2 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latchlatch fanin 2 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte hrflop fanin 2 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte gate fanin 3 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte latch fanin 3 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte flipflop fanin 3 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte latchlatch fanin 3 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte hrflop fanin 3 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte gate fanin 4 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte latch fanin 4 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte flipflop fanin 4 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte latchlatch fanin 4 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte hrflop fanin 4 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte gate fanin 5 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte latch fanin 5 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte flipflop fanin 5 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latchlatch fanin 5 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte hrflop fanin 5 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte gate fanin 6 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latch fanin 6 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte flipflop fanin 6 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte latchlatch fanin 6 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte hrflop fanin 6 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte gate fanin 7 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte latch fanin 7 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte flipflop fanin 7 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latchlatch fanin 7 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte hrflop fanin 7 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte gate fanin 8 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte latch fanin 8 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte flipflop fanin 8 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte latchlatch fanin 8 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte hrflop fanin 8 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte gate fanin 9 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latch fanin 9 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte flipflop fanin 9 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latchlatch fanin 9 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte hrflop fanin 9 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte gate fanin 10 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latch fanin 10 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte flipflop fanin 10 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latchlatch fanin 10 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte hrflop fanin 10 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte gate fanin 11 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte latch fanin 11 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte flipflop fanin 11 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte latchlatch fanin 11 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte hrflop fanin 11 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte gate fanin 12 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce

ll iobyte

Warning! iobyte latch fanin 12 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte flipflop fanin 12 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latchlatch fanin 12 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte hrflop fanin 12 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte gate fanin 13 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte latch fanin 13 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte flipflop fanin 13 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latchlatch fanin 13 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte hrflop fanin 13 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte gate fanin 14 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latch fanin 14 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte flipflop fanin 14 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latchlatch fanin 14 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte hrflop fanin 14 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte gate fanin 15 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte latch fanin 15 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte flipflop fanin 15 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte latchlatch fanin 15 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte hrflop fanin 15 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte gate fanin 16 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte latch fanin 16 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte flipflop fanin 16 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latchlatch fanin 16 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte hrflop fanin 16 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte gate fanin 17 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte latch fanin 17 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte flipflop fanin 17 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte latchlatch fanin 17 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for cell iobyte

Warning! iobyte hrflop fanin 17 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte gate fanin 1 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte latch fanin 1 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte flipflop fanin 1 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latchlatch fanin 1 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte hrflop fanin 1 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte gate fanin 2 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte latch fanin 2 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte flipflop fanin 2 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latchlatch fanin 2 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte hrflop fanin 2 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte gate fanin 3 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latch fanin 3 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte flipflop fanin 3 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latchlatch fanin 3 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte hrflop fanin 3 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte gate fanin 4 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latch fanin 4 timing value = 0.0 for cell iobyte at line 64

WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte flipflop fanin 4 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latchlatch fanin 4 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte hrflop fanin 4 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte gate fanin 5 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte latch fanin 5 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte flipflop fanin 5 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte latchlatch fanin 5 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte hrflop fanin 5 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce II iobyte

Warning! iobyte gate fanin 6 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte latch fanin 6 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte flipflop fanin 6 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte latchlatch fanin 6 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte hrflop fanin 6 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte gate fanin 7 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte latch fanin 7 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce

Il iobyte

Warning! iobyte flipflop fanin 7 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latchlatch fanin 7 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte hrflop fanin 7 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte gate fanin 8 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latch fanin 8 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte flipflop fanin 8 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latchlatch fanin 8 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte hrflop fanin 8 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte gate fanin 9 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte latch fanin 9 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte flipflop fanin 9 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latchlatch fanin 9 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte hrflop fanin 9 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte gate fanin 10 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latch fanin 10 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte flipflop fanin 10 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latchlatch fanin 10 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte hrflop fanin 10 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte gate fanin 11 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latch fanin 11 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte flipflop fanin 11 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte latchlatch fanin 11 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte hrflop fanin 11 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte gate fanin 12 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte latch fanin 12 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte flipflop fanin 12 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latchlatch fanin 12 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte hrflop fanin 12 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte gate fanin 13 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte latch fanin 13 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte flipflop fanin 13 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latchlatch fanin 13 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte hrflop fanin 13 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte gate fanin 14 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latch fanin 14 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte flipflop fanin 14 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte latchlatch fanin 14 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte hrflop fanin 14 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte gate fanin 15 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latch fanin 15 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte flipflop fanin 15 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latchlatch fanin 15 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte hrflop fanin 15 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte gate fanin 16 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latch fanin 16 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte flipflop fanin 16 timing value = 0.0 for cell iobyte at line 64

WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latchlatch fanin 16 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte hrflop fanin 16 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte gate fanin 17 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte latch fanin 17 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for cell iobyte

Warning! iobyte flipflop fanin 17 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latchlatch fanin 17 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte hrflop fanin 17 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 gate fanin 1 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 latch fanin 1 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 flipflop fanin 1 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 latchlatch fanin 1 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 hrflop fanin 1 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 gate fanin 2 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 latch fanin 2 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 flipflop fanin 2 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce

ll sc1p3

Warning! sc1p3 latchlatch fanin 2 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 hrflop fanin 2 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 gate fanin 3 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 latch fanin 3 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 flipflop fanin 3 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 latchlatch fanin 3 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 hrflop fanin 3 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 gate fanin 4 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 latch fanin 4 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 flipflop fanin 4 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 latchlatch fanin 4 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 hrflop fanin 4 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 gate fanin 5 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 latch fanin 5 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 flipflop fanin 5 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 latchlatch fanin 5 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce II sc1p3

Warning! sc1p3 hrflop fanin 5 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 gate fanin 6 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 latch fanin 6 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 flipflop fanin 6 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 latchlatch fanin 6 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 hrflop fanin 6 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 gate fanin 7 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 latch fanin 7 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 flipflop fanin 7 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 latchlatch fanin 7 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 hrflop fanin 7 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 gate fanin 8 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 latch fanin 8 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 flipflop fanin 8 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 latchlatch fanin 8 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 hrflop fanin 8 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 gate fanin 9 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 latch fanin 9 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 flipflop fanin 9 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 latchlatch fanin 9 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 hrflop fanin 9 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 gate fanin 10 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 latch fanin 10 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 flipflop fanin 10 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 latchlatch fanin 10 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 hrflop fanin 10 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 gate fanin 11 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 latch fanin 11 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 flipflop fanin 11 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 latchlatch fanin 11 timing value = 0.0 for cell sc1p3 at line 97

WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 hrflop fanin 11 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 gate fanin 12 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 latch fanin 12 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 flipflop fanin 12 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 latchlatch fanin 12 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 hrflop fanin 12 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 gate fanin 13 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 latch fanin 13 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 flipflop fanin 13 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 latchlatch fanin 13 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 hrflop fanin 13 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 gate fanin 14 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 latch fanin 14 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 flipflop fanin 14 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 latchlatch fanin 14 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce

ll sc1p3

Warning! sc1p3 hrflop fanin 14 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 gate fanin 15 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 latch fanin 15 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 flipflop fanin 15 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 latchlatch fanin 15 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 hrflop fanin 15 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 gate fanin 16 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 latch fanin 16 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 flipflop fanin 16 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 latchlatch fanin 16 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 hrflop fanin 16 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 gate fanin 17 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for cell sc1p3

Warning! sc1p3 latch fanin 17 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 flipflop fanin 17 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 latchlatch fanin 17 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 hrflop fanin 17 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 gate fanin 1 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 latch fanin 1 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 flipflop fanin 1 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 latchlatch fanin 1 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 hrflop fanin 1 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 gate fanin 2 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 latch fanin 2 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 flipflop fanin 2 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 latchlatch fanin 2 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 hrflop fanin 2 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 gate fanin 3 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 latch fanin 3 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 flipflop fanin 3 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 latchlatch fanin 3 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 hrflop fanin 3 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 gate fanin 4 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 latch fanin 4 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 flipflop fanin 4 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 latchlatch fanin 4 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 hrflop fanin 4 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 gate fanin 5 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 latch fanin 5 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 flipflop fanin 5 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 latchlatch fanin 5 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 hrflop fanin 5 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 gate fanin 6 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 latch fanin 6 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 flipflop fanin 6 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 latchlatch fanin 6 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 hrflop fanin 6 timing value = 0.0 for cell sc1p3 at line 102

WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 gate fanin 7 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 latch fanin 7 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 flipflop fanin 7 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 latchlatch fanin 7 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 hrflop fanin 7 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 gate fanin 8 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 latch fanin 8 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 flipflop fanin 8 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 latchlatch fanin 8 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 hrflop fanin 8 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 gate fanin 9 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 latch fanin 9 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 flipflop fanin 9 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 latchlatch fanin 9 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 hrflop fanin 9 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce

ll sc1p3

Warning! sc1p8 gate fanin 10 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 latch fanin 10 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 flipflop fanin 10 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 latchlatch fanin 10 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 hrflop fanin 10 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 gate fanin 11 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 latch fanin 11 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 flipflop fanin 11 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 latchlatch fanin 11 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 hrflop fanin 11 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 gate fanin 12 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 latch fanin 12 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 flipflop fanin 12 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 latchlatch fanin 12 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce l1 sc1p3

Warning! sc1p8 hrflop fanin 12 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 gate fanin 13 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 latch fanin 13 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 flipflop fanin 13 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 latchlatch fanin 13 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 hrflop fanin 13 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 gate fanin 14 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 latch fanin 14 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 flipflop fanin 14 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 latchlatch fanin 14 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 hrflop fanin 14 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 gate fanin 15 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 latch fanin 15 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 flipflop fanin 15 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 latchlatch fanin 15 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 hrflop fanin 15 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 gate fanin 16 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 latch fanin 16 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 flipflop fanin 16 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce II sc1p3

Warning! sc1p8 latchlatch fanin 16 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 hrflop fanin 16 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for cell sc1p3

Warning! sc1p8 gate fanin 17 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 latch fanin 17 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 flipflop fanin 17 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce II sc1p3

Warning! sc1p8 latchlatch fanin 17 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 hrflop fanin 17 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 gate fanin 1 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 latch fanin 1 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 flipflop fanin 1 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 latchlatch fanin I timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce Il sc1p3

Warning! sc2p3 hrflop fanin 1 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 gate fanin 2 timing value = 0.0 for cell sc1p3 at line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 latch fanin 2 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 flipflop fanin 2 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 latchlatch fanin 2 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 hrflop fanin 2 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 gate fanin 3 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 latch fanin 3 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 flipflop fanin 3 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 latchlatch fanin 3 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 hrflop fanin 3 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 gate fanin 4 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 latch fanin 4 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 flipflop fanin 4 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 latchlatch fanin 4 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 hrflop fanin 4 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 gate fanin 5 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce

ll sclp3

Warning! sc2p3 latch fanin 5 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 flipflop fanin 5 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 latchlatch fanin 5 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 hrflop fanin 5 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 gate fanin 6 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 latch fanin 6 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 flipflop fanin 6 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 latchlatch fanin 6 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 hrflop fanin 6 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 gate fanin 7 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 latch fanin 7 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce II sc1p3

Warning! sc2p3 flipflop fanin 7 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 latchlatch fanin 7 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 hrflop fanin 7 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 gate fanin 8 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 latch fanin 8 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 flipflop fanin 8 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 latchlatch fanin 8 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 hrflop fanin 8 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 gate fanin 9 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 latch fanin 9 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 flipflop fanin 9 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 latchlatch fanin 9 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce II sc1p3

Warning! sc2p3 hrflop fanin 9 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce II sc1p3

Warning! sc2p3 gate fanin 10 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 latch fanin 10 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce II sc1p3

Warning! sc2p3 flipflop fanin 10 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 latchlatch fanin 10 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 hrflop fanin 10 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 gate fanin 11 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 latch fanin 11 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 flipflop fanin 11 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 latchlatch fanin 11 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 hrflop fanin 11 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 gate fanin 12 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 latch fanin 12 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 flipflop fanin 12 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 latchlatch fanin 12 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 hrflop fanin 12 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 gate fanin 13 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 latch fanin 13 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 flipflop fanin 13 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 latchlatch fanin 13 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 hrflop fanin 13 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 gate fanin 14 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 latch fanin 14 timing value = 0.0 for cell sc1p3 at line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 flipflop fanin 14 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 latchlatch fanin 14 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 hrflop fanin 14 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 gate fanin 15 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 latch fanin 15 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 flipflop fanin 15 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 latchlatch fanin 15 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 hrflop fanin 15 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 gate fanin 16 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 latch fanin 16 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 flipflop fanin 16 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 latchlatch fanin 16 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 hrflop fanin 16 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 gate fanin 17 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for cell sc1p3

Warning! sc2p3 latch fanin 17 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce

ll sclp3

Warning! sc2p3 flipflop fanin 17 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 latchlatch fanin 17 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 hrflop fanin 17 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 gate fanin 1 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 latch fanin 1 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for cell sc1p3

Warning! sc2p8 flipflop fanin 1 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 latchlatch fanin 1 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 hrflop fanin 1 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 gate fanin 2 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 latch fanin 2 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 flipflop fanin 2 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 latchlatch fanin 2 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 hrflop fanin 2 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 gate fanin 3 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 latch fanin 3 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for cell sc1p3

Warning! sc2p8 flipflop fanin 3 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 latchlatch fanin 3 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 hrflop fanin 3 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 gate fanin 4 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for cell sc1p3

Warning! sc2p8 latch fanin 4 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for cell sc1p3

Warning! sc2p8 flipflop fanin 4 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for cell sc1p3

Warning! sc2p8 latchlatch fanin 4 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 hrflop fanin 4 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce II sc1p3

Warning! sc2p8 gate fanin 5 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for cell sc1p3

Warning! sc2p8 latch fanin 5 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce Il sc1p3

Warning! sc2p8 flipflop fanin 5 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 latchlatch fanin 5 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 hrflop fanin 5 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 gate fanin 6 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for cell sc1p3

Warning! sc2p8 latch fanin 6 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 flipflop fanin 6 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 latchlatch fanin 6 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 hrflop fanin 6 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 gate fanin 7 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for cell sc1p3

Warning! sc2p8 latch fanin 7 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for cell sc1p3

Warning! sc2p8 flipflop fanin 7 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 latchlatch fanin 7 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 hrflop fanin 7 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 gate fanin 8 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 latch fanin 8 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for cell sc1p3

Warning! sc2p8 flipflop fanin 8 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 latchlatch fanin 8 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 hrflop fanin 8 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 gate fanin 9 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce !! sc1p3

Warning! sc2p8 latch fanin 9 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 flipflop fanin 9 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 latchlatch fanin 9 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 hrflop fanin 9 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 gate fanin 10 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 latch fanin 10 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 flipflop fanin 10 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 latchlatch fanin 10 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for cell sc1p3

Warning! sc2p8 hrflop fanin 10 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for cell sc1p3

Warning! sc2p8 gate fanin 11 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for cell sc1p3

Warning! sc2p8 latch fanin 11 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for cell sc1p3

Warning! sc2p8 flipflop fanin 11 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 latchlatch fanin 11 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for cell sc1p3

Warning! sc2p8 hrflop fanin 11 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 gate fanin 12 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for cell sc1p3

Warning! sc2p8 latch fanin 12 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for cell sc1p3

Warning! sc2p8 flipflop fanin 12 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce

ll sclp3

Warning! sc2p8 latchlatch fanin 12 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 hrflop fanin 12 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for cell sc1p3

Warning! sc2p8 gate fanin 13 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce II sc1p3

Warning! sc2p8 latch fanin 13 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 flipflop fanin 13 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 latchlatch fanin 13 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce II sc1p3

Warning! sc2p8 hrflop fanin 13 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 gate fanin 14 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 latch fanin 14 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for cell sc1p3

Warning! sc2p8 flipflop fanin 14 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce Il sc1p3

Warning! sc2p8 latchlatch fanin 14 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 hrflop fanin 14 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 gate fanin 15 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 latch fanin 15 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 flipflop fanin 15 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 latchlatch fanin 15 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 hrflop fanin 15 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 gate fanin 16 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 latch fanin 16 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 flipflop fanin 16 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 latchlatch fanin 16 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 hrflop fanin 16 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for cell sc1p3

Warning! sc2p8 gate fanin 17 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for cell sc1p3

Warning! sc2p8 latch fanin 17 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 flipflop fanin 17 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 latchlatch fanin 17 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 hrflop fanin 17 timing value = 0.0 for cell sc1p3 at line 112 Reading pin cap values from /n/auspex/s15/tbr/euterpe/proteus/leafgen/caps/cap.lib

From: Sent: Tim B. Robinson [tbr@aphrodite]
Friday, September 16, 1994 11:04 AM
'geert@aphrodite'; 'hopper@aphrodite'

To: Cc:

'vanthof@aphrodite'

Subject:

ll iobyte

Bogus data

This lot came back in one of my runs last night:

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte gate fanin 1 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce 11 iobyte

Warning! iobyte latch famin 1 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce 11 iobyte

Warning! iobyte flipflop fanin 1 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce

Warning! iobyte latchlatch fanin 1 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte hrflop famin 1 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce 11 iobyte

Warning! iobyte gate fanin 2 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latch famin 2 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce 11 iobyte

Warning! iobyte flipflop fanin 2 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce 11 iobyte

Warning! iobyte latchlatch fanin 2 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce 11 iobyte

Warning! iobyte hrflop fanin 2 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte gate fanin 3 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latch famin 3 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte flipflop fanin 3 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latchlatch fanin 3 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce 11 iobyte

Warning! iobyte hrflop famin 3 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte gate fanin 4 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latch famin 4 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce 11 iobyte

Warning! iobyte flipflop famin 4 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latchlatch famin 4 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte hrflop famin 4 timing value = 0.0 for cell iobyte at line

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte gate fanin 5 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce 11 iobyte

Warning! iobyte latch famin 5 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte flipflop fanin 5 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latchlatch fanin 5 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte hrflop famin 5 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte gate fanin 6 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latch fanin 6 timing value = 0.0 for cell iobyte at line WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce

ll iobyte

Warning! iobyte flipflop fanin 6 timing value = 0.0 for cell iobyte at WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latchlatch fanin 6 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte hrflop fanin 6 timing value = 0.0 for cell iobyte at line WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte gate fanin 7 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latch fanin 7 timing value = 0.0 for cell iobyte at line WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte flipflop fanin 7 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latchlatch fanin 7 timing value = 0.0 for cell iobyte at WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte hrflop fanin 7 timing value = 0.0 for cell iobyte at line WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte gate fanin 8 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latch fanin 8 timing value = 0.0 for cell iobyte at line WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte flipflop famin 8 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latchlatch fanin 8 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte hrflop famin 8 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte gate fanin 9 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latch famin 9 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce 11 iobyte

Warning! iobyte flipflop fanin 9 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latchlatch fanin 9 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte hrflop fanin 9 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte gate famin 10 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latch famin 10 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte flipflop famin 10 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latchlatch fanin 10 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce 11 iobyte

Warning! iobyte hrflop famin 10 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce 11 iobyte

Warning! iobyte gate famin 11 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latch famin 11 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte flipflop famin 11 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latchlatch fanin 11 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte hrflop famin 11 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte gate fanin 12 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latch famin 12 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte flipflop famin 12 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latchlatch famin 12 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte hrflop famin 12 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte gate famin 13 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce 11 iobyte

Warning! iobyte latch famin 13 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte flipflop fanin 13 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latchlatch famin 13 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte hrflop famin 13 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte gate famin 14 timing value = 0.0 for cell iobyte at line

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latch famin 14 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte flipflop fanin 14 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latchlatch fanin 14 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte hrflop famin 14 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte gate fanin 15 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce 11 iobyte

Warning! iobyte latch famin 15 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte flipflop famin 15 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latchlatch fanin 15 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte hrflop fanin 15 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte gate famin 16 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce 11 iobyte

Warning! iobyte latch famin 16 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce 11 iobyte

Warning! iobyte flipflop famin 16 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce 11 iobyte

Warning! iobyte latchlatch famin 16 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce 11 iobyte

Warning! iobyte hrflop famin 16 timing value = 0.0 for cell iobyte at line 62

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce 11 iobyte

Warning! iobyte gate fanin 17 timing value = 0.0 for cell iobyte at line WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce

ll iobyte

Warning! iobyte latch fanin 17 timing value = 0.0 for cell iobyte at line

WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte flipflop fanin 17 timing value = 0.0 for cell iobyte at WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce ll iobyte

Warning! iobyte latchlatch famin 17 timing value = 0.0 for cell iobyte at line 62 WhatDelayType: Warning! Unknown delay type iobyte at line 62 for ce

Warning! iobyte hrflop fanin 17 timing value = 0.0 for cell iobyte at line

WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte gate fanin 1 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latch fanin 1 timing value = 0.0 for cell iobyte at line WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte flipflop famin 1 timing value = 0.0 for cell iobyte at WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte latchlatch fanin 1 timing value = 0.0 for cell iobyte at WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte hrflop fanin 1 timing value = 0.0 for cell iobyte at line WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte gate fanin 2 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte latch fanin 2 timing value = 0.0 for cell iobyte at line WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte flipflop fanin 2 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latchlatch fanin 2 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

11 iobyte

Warning! iobyte hrflop famin 2 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte gate fanin 3 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte latch famin 3 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte flipflop fanin 3 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latchlatch fanin 3 timing value = 0.0 for cell iobyte at line 64
WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte hrflop fanin 3 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte gate fanin 4 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte latch famin 4 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte flipflop fanin 4 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte latchlatch fanin 4 timing value = 0.0 for cell iobyte at line 64
WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte hrflop fanin 4 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte gate fanin 5 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latch fanin 5 timing value = 0.0 for cell iobyte at line 64
WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte flipflop fanin 5 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latchlatch fanin 5 timing value = 0.0 for cell iobyte at

line 64

WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte hrflop fanin 5 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte gate fanin 6 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte latch famin 6 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte flipflop fanin 6 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte latchlatch fanin 6 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte hrflop fanin 6 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte gate fanin 7 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latch famin 7 timing value = 0.0 for cell iobyte at line 64
WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte flipflop fanin 7 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latchlatch famin 7 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte hrflop fanin 7 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte gate fanin 8 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latch fanin 8 timing value = 0.0 for cell iobyte at line 64
WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte flipflop fanin 8 timing value = 0.0 for cell iobyte at line 64

WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latchlatch fanin 8 timing value = 0.0 for cell iobyte at line 64

WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte hrflop fanin 8 timing value = 0.0 for cell iobyte at line 64

WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte gate fanin 9 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latch fanin 9 timing value = 0.0 for cell iobyte at line 64

WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte flipflop fanin 9 timing value = 0.0 for cell iobyte at line 64

WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte latchlatch famin 9 timing value = 0.0 for cell iobyte at line 64

WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte hrflop famin 9 timing value = 0.0 for cell iobyte at line 64

WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte gate famin 10 timing value = 0.0 for cell iobyte at line 64

WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latch famin 10 timing value = 0.0 for cell iobyte at line 64

WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte flipflop fanin 10 timing value = 0.0 for cell iobyte at line 64

WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latchlatch famin 10 timing value = 0.0 for cell iobyte at line 64

WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte hrflop famin 10 timing value = 0.0 for cell iobyte at line

WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte gate fanin 11 timing value = 0.0 for cell iobyte at line 64

WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latch fanin 11 timing value = 0.0 for cell iobyte at line

64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte flipflop fanin 11 timing value = 0.0 for cell iobyte at line 64
WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte latchlatch famin 11 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte hrflop fanin 11 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte gate fanin 12 timing value = 0.0 for cell iobyte at line 64
WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte latch famin 12 timing value = 0.0 for cell iobyte at line 64
WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce
11 iobyte

Warning! iobyte flipflop fanin 12 timing value = 0.0 for cell iobyte at line 64
WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte latchlatch famin 12 timing value = 0.0 for cell iobyte at line 64
WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte hrflop fanin 12 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte gate fanin 13 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latch famin 13 timing value = 0.0 for cell iobyte at line 64
WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce
ll iobyte

Warning! iobyte flipflop fanin 13 timing value = 0.0 for cell iobyte at line 64
WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte latchlatch famin 13 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte hrflop fanin 13 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte gate fanin 14 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latch famin 14 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte flipflop fanin 14 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latchlatch famin 14 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte hrflop fanin 14 timing value = 0.0 for cell iobyte at line 64
WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte gate fanin 15 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latch famin 15 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte flipflop fanin 15 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte latchlatch famin 15 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte hrflop fanin 15 timing value = 0.0 for cell iobyte at line 64
WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce
ll iobyte

Warning! iobyte gate fanin 16 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latch famin 16 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte flipflop fanin 16 timing value = 0.0 for cell iobyte at line 64
WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latchlatch fanin 16 timing value = 0.0 for cell iobyte at line 64

WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte hrflop fanin 16 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte gate fanin 17 timing value = 0.0 for cell iobyte at line 64
WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte latch fanin 17 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce 11 iobyte

Warning! iobyte flipflop fanin 17 timing value = 0.0 for cell iobyte at line 64
WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte latchlatch famin 17 timing value = 0.0 for cell iobyte at line 64 WhatDelayType: Warning! Unknown delay type iobyte at line 64 for ce ll iobyte

Warning! iobyte hrflop fanin 17 timing value = 0.0 for cell iobyte at line 64
WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce 11 sc1p3

Warning! sclp3 gate fanin 1 timing value = 0.0 for cell sclp3 at line 97 WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce ll sclp3

Warning! sclp3 latch famin 1 timing value = 0.0 for cell sclp3 at line 97 WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce ll sclp3

Warning! sc1p3 flipflop fanin 1 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce 11 sc1p3

Warning! sc1p3 latchlatch fanin 1 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce 11 sc1p3

Warning! sc1p3 hrflop famin 1 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce 11 sc1p3

Warning! sc1p3 gate fanin 2 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce 11 sc1p3

Warning! sc1p3 latch famin 2 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce 11 sc1p3

Warning! sc1p3 flipflop famin 2 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce 11 sc1p3

Warning! sc1p3 latchlatch fanin 2 timing value = 0.0 for cell sc1p3 at

line 97

WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce 11 sc1p3

Warning! sclp3 hrflop fanin 2 timing value = 0.0 for cell sclp3 at line 97 WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce ll sclp3

Warning! sclp3 gate fanin 3 timing value = 0.0 for cell sclp3 at line 97 WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce 11 sclp3

Warning! sc1p3 latch fanin 3 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce 11 sc1p3

Warning! sc1p3 flipflop fanin 3 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce

11 sclp3
Warning! sclp3 latchlatch fanin 3 timing value = 0.0 for cell sclp3 at

line 97
WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce 11 sclp3

Warning! sclp3 hrflop fanin 3 timing value = 0.0 for cell sclp3 at line 97 WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce ll sclp3

Warning! sclp3 gate fanin 4 timing value = 0.0 for cell sclp3 at line 97 WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce 11 sclp3

Warning! sclp3 latch fanin 4 timing value = 0.0 for cell sclp3 at line 97 WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce ll sclp3

Warning! sc1p3 flipflop fanin 4 timing value = 0.0 for cell sc1p3 at line 97
WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce 11 sc1p3

Warning! sclp3 latchlatch fanin 4 timing value = 0.0 for cell sclp3 at line 97 WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce ll sclp3

Warning! sclp3 hrflop fanin 4 timing value = 0.0 for cell sclp3 at line 97 WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce ll sclp3

Warning! sc1p3 gate fanin 5 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce l1 sc1p3

Warning! sclp3 latch fanin 5 timing value = 0.0 for cell sclp3 at line 97 WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce ll sclp3

Warning! sc1p3 flipflop fanin 5 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce 11 sc1p3

Warning! sc1p3 latchlatch fanin 5 timing value = 0.0 for cell sc1p3 at line 97

WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce 11 sc1p3

Warning! sclp3 hrflop fanin 5 timing value = 0.0 for cell sclp3 at line 97 WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce ll sclp3

Warning! sc1p3 gate fanin 6 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sclp3 latch fanin 6 timing value = 0.0 for cell sclp3 at line 97 WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce ll sclp3

Warning! sc1p3 flipflop fanin 6 timing value = 0.0 for cell sc1p3 at line 97

WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce ll sclp3

Warning! sclp3 latchlatch fanin 6 timing value = 0.0 for cell sclp3 at line 97 WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce ll sclp3

Warning! sc1p3 hrflop fanin 6 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce 11 sc1p3

Warning! sc1p3 gate fanin 7 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce 11 sc1p3

Warning! sclp3 latch fanin 7 timing value = 0.0 for cell sclp3 at line 97 WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce ll sclp3

Warning! sc1p3 flipflop fanin 7 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce

Warning! sclp3 latchlatch fanin 7 timing value = 0.0 for cell sclp3 at line 97
WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce ll sclp3

Warning! sc1p3 hrflop fanin 7 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce 11 sc1p3

Warning! sc1p3 gate fanin 8 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 latch famin 8 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce 11 sc1p3

Warning! sc1p3 flipflop fanin 8 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce 11 sc1p3

Warning! sclp3 latchlatch fanin 8 timing value = 0.0 for cell sclp3 at line 97
WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce ll sclp3

ll sc1p3

Warning! sclp3 hrflop fanin 8 timing value = 0.0 for cell sclp3 at line 97 WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce ll sclp3

Warning! sclp3 gate fanin 9 timing value = 0.0 for cell sclp3 at line 97 WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce ll sclp3

Warning! sclp3 latch fanin 9 timing value = 0.0 for cell sclp3 at line 97 WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce ll sclp3

Warning! sc1p3 flipflop fanin 9 timing value = 0.0 for cell sc1p3 at line 97
What DelayType: Warning! Unknown delay type sc1p3 at line 97 for ce

WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sclp3 latchlatch famin 9 timing value = 0.0 for cell sclp3 at line 97
WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce 11 sclp3

Warning! sc1p3 hrflop fanin 9 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 gate famin 10 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce 11 sc1p3

Warning! sclp3 latch fanin 10 timing value = 0.0 for cell sclp3 at line 97 WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce ll sclp3

Warning! sclp3 flipflop fanin 10 timing value = 0.0 for cell sclp3 at line 97 WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce ll sclp3

Warning! sclp3 latchlatch famin 10 timing value = 0.0 for cell sclp3 at line 97
WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce 11 sclp3

Warning! sc1p3 hrflop fanin 10 timing value = 0.0 for cell sc1p3 at line 97

WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce 11 sclp3

Warning! sc1p3 gate fanin 11 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce 11 sc1p3

Warning! sc1p3 latch fanin 11 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce 11 sc1p3

Warning! sc1p3 flipflop fanin 11 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce 11 sc1p3

Warning! sclp3 latchlatch fanin 11 timing value = 0.0 for cell sclp3 at line 97
WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce ll sclp3

```
Warning! sclp3 hrflop fanin 11 timing value = 0.0 for cell sclp3 at line 97
```

WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sclp3 gate fanin 12 timing value = 0.0 for cell sclp3 at line 97 WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce ll sclp3

Warning! sclp3 latch famin 12 timing value = 0.0 for cell sclp3 at line 97 WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce ll sclp3

Warning! sc1p3 flipflop famin 12 timing value = 0.0 for cell sc1p3 at line 97

WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 latchlatch fanin 12 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce 11 sc1p3

Warning! sclp3 hrflop fanin 12 timing value = 0.0 for cell sclp3 at line 97 WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce ll sclp3

Warning! sc1p3 gate fanin 13 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 latch fanin 13 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce 11 sc1p3

Warning! sclp3 flipflop fanin 13 timing value = 0.0 for cell sclp3 at line 97
WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce

Warning! sclp3 latchlatch famin 13 timing value = 0.0 for cell sclp3 at line 97
WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce

WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sclp3 hrflop famin 13 timing value = 0.0 for cell sclp3 at line 97
WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce

ll sclp3

Warning! sclp3 gate fanin 14 timing value = 0.0 for cell sclp3 at line 97 WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce 11 sclp3

Warning! sclp3 latch fanin 14 timing value = 0.0 for cell sclp3 at line 97 WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce ll sclp3

Warning! sclp3 flipflop fanin 14 timing value = 0.0 for cell sclp3 at line 97 WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce 11 sclp3

Warning! sc1p3 latchlatch fanin 14 timing value = 0.0 for cell sc1p3 at line 97
WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

ll sc1p3

Warning! sclp3 hrflop fanin 14 timing value = 0.0 for cell sclp3 at line

WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce ll sclp3

Warning! sc1p3 gate fanin 15 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce 11 sc1p3

Warning! sc1p3 latch fanin 15 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce 11 sc1p3

Warning! sclp3 flipflop famin 15 timing value = 0.0 for cell sclp3 at line 97
WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce

WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce ll sclp3

Warning! sc1p3 latchlatch fanin 15 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sc1p3 hrflop fanin 15 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce 11 sc1p3

Warning! sc1p3 gate famin 16 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce 11 sc1p3

Warning! sclp3 latch famin 16 timing value = 0.0 for cell sclp3 at line 97 WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce ll sclp3

Warning! sc1p3 flipflop fanin 16 timing value = 0.0 for cell sc1p3 at line 97
WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce 11 sc1p3

Warning! sclp3 latchlatch fanin 16 timing value = 0.0 for cell sclp3 at line 97 WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce ll sclp3

Warning! sc1p3 hrflop famin 16 timing value = 0.0 for cell sc1p3 at line 97
WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce

WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce 11 sc1p3

Warning! sc1p3 gate fanin 17 timing value = 0.0 for cell sc1p3 at line 97 WhatDelayType: Warning! Unknown delay type sc1p3 at line 97 for ce ll sc1p3

Warning! sclp3 latch fanin 17 timing value = 0.0 for cell sclp3 at line 97 WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce ll sclp3

Warning! sclp3 flipflop famin 17 timing value = 0.0 for cell sclp3 at line 97 WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce ll sclp3

Warning! sclp3 latchlatch famin 17 timing value = 0.0 for cell sclp3 at line 97 WhatDelayType: Warning! Unknown delay type sclp3 at line 97 for ce

ll sc1p3

Warning! sclp3 hrflop famin 17 timing value = 0.0 for cell sclp3 at line

WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sclp8 gate fanin 1 timing value = 0.0 for cell sclp3 at line 102 WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce ll sclp3

Warning! sc1p8 latch fanin 1 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sclp8 flipflop fanin 1 timing value = 0.0 for cell sclp3 at line 102
WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce

WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce ll sclp3

Warning! sc1p8 latchlatch fanin 1 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sclp8 hrflop famin 1 timing value = 0.0 for cell sclp3 at line 102 WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce 11 sclp3

Warning! sc1p8 gate fanin 2 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sclp8 latch fanin 2 timing value = 0.0 for cell sclp3 at line 102 WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce 11 sclp3

Warning! sc1p8 flipflop famin 2 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sc1p8 latchlatch fanin 2 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sc1p8 hrflop fanin 2 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce

Warning! sc1p8 gate fanin 3 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sclp8 latch fanin 3 timing value = 0.0 for cell sclp3 at line 102 WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce ll sclp3

Warning! sclp8 flipflop fanin 3 timing value = 0.0 for cell sclp3 at line 102 WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce 11 sclp3

Warning! sclp8 latchlatch fanin 3 timing value = 0.0 for cell sclp3 at line 102

ll sclp3

WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce ll sclp3

Warning! sclp8 hrflop fanin 3 timing value = 0.0 for cell sclp3 at line

WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce ll sclp3

Warning! sc1p8 gate famin 4 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sc1p8 latch fanin 4 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sclp8 flipflop famin 4 timing value = 0.0 for cell sclp3 at line 102
WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce

WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sc1p8 latchlatch fanin 4 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sclp8 hrflop fanin 4 timing value = 0.0 for cell sclp3 at line 102 WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce 11 sclp3

Warning! sclp8 gate famin 5 timing value = 0.0 for cell sclp3 at line 102 WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce ll sclp3

Warning! sclp8 latch fanin 5 timing value = 0.0 for cell sclp3 at line 102 WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce ll sclp3

Warning! sclp8 flipflop fanin 5 timing value = 0.0 for cell sclp3 at line 102 WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce 11 sclp3

Warning! sc1p8 latchlatch fanin 5 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sc1p8 hrflop fanin 5 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sc1p8 gate fanin 6 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 latch fanin 6 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sclp8 flipflop fanin 6 timing value = 0.0 for cell sclp3 at line 102 WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce 11 sclp3

Warning! sclp8 latchlatch famin 6 timing value = 0.0 for cell sclp3 at

line 102

WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce ll sclp3

Warning! sclp8 hrflop fanin 6 timing value = 0.0 for cell sclp3 at line

WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sclp8 gate famin 7 timing value = 0.0 for cell sclp3 at line 102 WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce 11 sclp3

Warning! sclp8 latch fanin 7 timing value = 0.0 for cell sclp3 at line 102 WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce ll sclp3

Warning! sc1p8 flipflop famin 7 timing value = 0.0 for cell sc1p3 at line 102
WhatDelavType: Warning! Unknown delay type sc1p8 at line 102 for ce

WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce ll sclp3

Warning! sclp8 latchlatch famin 7 timing value = 0.0 for cell sclp3 at line 102

WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sclp8 hrflop famin 7 timing value = 0.0 for cell sclp3 at line 102

WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sc1p8 gate fanin 8 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sc1p8 latch fanin 8 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sc1p8 flipflop fanin 8 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sclp8 latchlatch famin 8 timing value = 0.0 for cell sclp3 at line 102

WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 hrflop fanin 8 timing value = 0.0 for cell sc1p3 at line 102

WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sclp8 gate fanin 9 timing value = 0.0 for cell sclp3 at line 102 WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce ll sclp3

Warning! sc1p8 latch fanin 9 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sclp8 flipflop famin 9 timing value = 0.0 for cell sclp3 at line 102

WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sc1p8 latchlatch fanin 9 timing value = 0.0 for cell sc1p3 at

line 102

WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sclp8 hrflop famin 9 timing value = 0.0 for cell sclp3 at line

WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce ll sclp3

Warning! sc1p8 gate fanin 10 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sc1p8 latch famin 10 timing value = 0.0 for cell sc1p3 at line 102

WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sc1p8 flipflop fanin 10 timing value = 0.0 for cell sc1p3 at line 102

WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce ll sclp3

Warning! sclp8 latchlatch famin 10 timing value = 0.0 for cell sclp3 at line 102

WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sclp8 hrflop famin 10 timing value = 0.0 for cell sclp3 at line 102

WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce 11 sclp3

Warning! sclp8 gate fanin 11 timing value = 0.0 for cell sclp3 at line 102 WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce 11 sclp3

Warning! sc1p8 latch fanin 11 timing value = 0.0 for cell sc1p3 at line 102

WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sclp8 flipflop famin 11 timing value = 0.0 for cell sclp3 at line

WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sclp8 latchlatch famin 11 timing value = 0.0 for cell sclp3 at line 102

WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce 11 sclp3

Warning! sc1p8 hrflop famin 11 timing value = 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sc1p8 gate fanin 12 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sc1p8 latch famin 12 timing value = 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sc1p8 flipflop fanin 12 timing value = 0.0 for cell sc1p3 at line

102

WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce ll sclp3

Warning! sclp8 latchlatch famin 12 timing value = 0.0 for cell sclp3 at line 102

WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce ll sclp3

Warning! sclp8 hrflop famin 12 timing value = 0.0 for cell sclp3 at line

WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 gate fanin 13 timing value = 0.0 for cell sc1p3 at line 102 WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sclp8 latch famin 13 timing value = 0.0 for cell sclp3 at line 102

WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sclp8 flipflop famin 13 timing value = 0.0 for cell sclp3 at line 102

WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce ll sclp3

Warning! sclp8 latchlatch famin 13 timing value = 0.0 for cell sclp3 at line 102

WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 hrflop fanin 13 timing value = 0.0 for cell sc1p3 at line 102

WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sclp8 gate famin 14 timing value = 0.0 for cell sclp3 at line 102 WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce ll sclp3

Warning! sclp8 latch famin 14 timing value = 0.0 for cell sclp3 at line 102

WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce 11 sclp3

Warning! sclp8 flipflop famin 14 timing value = 0.0 for cell sclp3 at line

WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sclp8 latchlatch famin 14 timing value = 0.0 for cell sclp3 at line 102

WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sc1p8 hrflop fanin 14 timing value = 0.0 for cell sc1p3 at line 102

WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sclp8 gate famin 15 timing value = 0.0 for cell sclp3 at line 102 WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce ll sclp3

Warning! sclp8 latch famin 15 timing value = 0.0 for cell sclp3 at line 102

WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce l1 sc1p3

Warning! sc1p8 flipflop famin 15 timing value = 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sc1p8 latchlatch fanin 15 timing value = 0.0 for cell sc1p3 at

WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sclp8 hrflop famin 15 timing value = 0.0 for cell sclp3 at line 102

WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sclp8 gate fanin 16 timing value = 0.0 for cell sclp3 at line 102 WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce ll sclp3

Warning! sclp8 latch famin 16 timing value = 0.0 for cell sclp3 at line 102
What Polar Type: Warning! Unknown delay type sclp8 at line 102 for ce

WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sclp8 flipflop famin 16 timing value = 0.0 for cell sclp3 at line 102

WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce ll sclp3

Warning! sc1p8 latchlatch fanin 16 timing value = 0.0 for cell sc1p3 at line 102

WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce ll sc1p3

Warning! sclp8 hrflop famin 16 timing value = 0.0 for cell sclp3 at line 102

WhatDelayType: Warning! Unknown delay type sc1p8 at line 102 for ce 11 sc1p3

Warning! sclp8 gate fanin 17 timing value = 0.0 for cell sclp3 at line 102 WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce 11 sclp3

Warning! sc1p8 latch famin 17 timing value = 0.0 for cell sc1p3 at line 102

WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce ll sclp3

Warning! sclp8 flipflop fanin 17 timing value = 0.0 for cell sclp3 at line 102 WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce 11 sclp3

Warning! sclp8 latchlatch famin 17 timing value = 0.0 for cell sclp3 at line 102

WhatDelayType: Warning! Unknown delay type sclp8 at line 102 for ce ll sclp3

Warning! sclp8 hrflop famin 17 timing value = 0.0 for cell sclp3 at line 102

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 gate fanin 1 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce

ll sclp3

Warning! sc2p3 latch fanin 1 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 flipflop fanin 1 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce

Warning! sc2p3 latchlatch fanin 1 timing value = 0.0 for cell sc1p3 at line 107
WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce

ll sc1p3

ll sc1p3

Warning! sc2p3 hrflop fanin 1 timing value = 0.0 for cell sc1p3 at line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 gate fanin 2 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 latch fanin 2 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 flipflop fanin 2 timing value = 0.0 for cell sc1p3 at line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 latchlatch fanin 2 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 hrflop fanin 2 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 gate fanin 3 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 latch fanin 3 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 flipflop fanin 3 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce

Warning! sc2p3 latchlatch fanin 3 timing value = 0.0 for cell sc1p3 at line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 hrflop fanin 3 timing value = 0.0 for cell sc1p3 at line 107
WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 gate fanin 4 timing value = 0.0 for cell sc1p3 at line 107

ll sclp3

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sclp3

Warning! sc2p3 latch fanin 4 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 flipflop famin 4 timing value = 0.0 for cell sc1p3 at line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 latchlatch famin 4 timing value = 0.0 for cell sc1p3 at line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 hrflop fanin 4 timing value = 0.0 for cell sc1p3 at line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 gate famin 5 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 latch fanin 5 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 flipflop fanin 5 timing value = 0.0 for cell sc1p3 at line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 latchlatch fanin 5 timing value = 0.0 for cell sc1p3 at line 107
WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 hrflop fanin 5 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce

Warning! sc2p3 gate fanin 6 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 latch fanin 6 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 flipflop fanin 6 timing value = 0.0 for cell sc1p3 at line 107
What Delay Type: Warning! Unknown delay type sc2p3 at line 107 for se

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 latchlatch fanin 6 timing value = 0.0 for cell sc1p3 at line 107
WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 hrflop fanin 6 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for coll sc1p3

Warning! sc2p3 gate fanin 7 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 latch fanin 7 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 flipflop fanin 7 timing value = 0.0 for cell sc1p3 at line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 latchlatch fanin 7 timing value = 0.0 for cell sc1p3 at line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 hrflop fanin 7 timing value = 0.0 for cell sc1p3 at line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 gate fanin 8 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 latch fanin 8 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 flipflop fanin 8 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce

Warning! sc2p3 latchlatch fanin 8 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 hrflop famin 8 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 gate fanin 9 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 latch fanin 9 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 flipflop fanin 9 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 latchlatch fanin 9 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 hrflop fanin 9 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

ll sclp3

Warning! sc2p3 gate fanin 10 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 latch fanin 10 timing value = 0.0 for cell sc1p3 at line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 flipflop famin 10 timing value ≈ 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 latchlatch fanin 10 timing value = 0.0 for cell sc1p3 at line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 hrflop fanin 10 timing value = 0.0 for cell sc1p3 at line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 gate fanin 11 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 latch fanin 11 timing value = 0.0 for cell sc1p3 at line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 flipflop famin 11 timing value ≈ 0.0 for cell sc1p3 at line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 latchlatch fanin 11 timing value = 0.0 for cell sc1p3 at line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 hrflop fanin 11 timing value = 0.0 for cell sc1p3 at line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 gate fanin 12 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 latch famin 12 timing value = 0.0 for cell sc1p3 at line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 flipflop famin 12 timing value = 0.0 for cell sc1p3 at line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 latchlatch fanin 12 timing value = 0.0 for cell sc1p3 at line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 hrflop famin 12 timing value = 0.0 for cell sc1p3 at line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 gate fanin 13 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce

ll sc1p3

Warning! sc2p3 latch famin 13 timing value = 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 flipflop famin 13 timing value = 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 latchlatch famin 13 timing value = 0.0 for cell sc1p3 at line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 hrflop fanin 13 timing value = 0.0 for cell sc1p3 at line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 gate fanin 14 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 latch fanin 14 timing value = 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 flipflop famin 14 timing value = 0.0 for cell sc1p3 at line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 latchlatch famin 14 timing value = 0.0 for cell sc1p3 at line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 hrflop famin 14 timing value = 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 gate fanin 15 timing value = 0.0 for cell sc1p3 at line 107 WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce 11 sc1p3

Warning! sc2p3 latch famin 15 timing value = 0.0 for cell sclp3 at line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 flipflop famin 15 timing value = 0.0 for cell sc1p3 at line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce ll sc1p3

Warning! sc2p3 latchlatch fanin 15 timing value = 0.0 for cell sc1p3 at

line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce

ll sc1p3

Warning! sc2p3 hrflop fanin 15 timing value = 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce

ll sc1p3

Warning! sc2p3 gate fanin 16 timing value = 0.0 for cell sc1p3 at line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce

ll sclp3

Warning! sc2p3 latch fanin 16 timing value = 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce

ll sclp3

Warning! sc2p3 flipflop fanin 16 timing value = 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce

ll sc1p3

Warning! sc2p3 latchlatch fanin 16 timing value = 0.0 for cell sc1p3 at

line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce

ll sclp3

Warning! sc2p3 hrflop fanin 16 timing value = 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce

ll sc1p3

Warning! sc2p3 gate fanin 17 timing value = 0.0 for cell sc1p3 at line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce

ll sc1p3

Warning! sc2p3 latch fanin 17 timing value = 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce

ll sclp3

Warning! sc2p3 flipflop fanin 17 timing value = 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce

ll sclp3

Warning! sc2p3 latchlatch famin 17 timing value = 0.0 for cell sc1p3 at

line 107

WhatDelayType: Warning! Unknown delay type sc2p3 at line 107 for ce

ll sclp3

Warning! sc2p3 hrflop fanin 17 timing value = 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce

ll sclp3

Warning! sc2p8 gate famin 1 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce

11 sclp3

Warning! sc2p8 latch fanin 1 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce

ll sclp3

Warning! sc2p8 flipflop fanin 1 timing value = 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce

ll sc1p3

Warning! sc2p8 latchlatch fanin 1 timing value = 0.0 for cell sc1p3 at

line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce 11 sc1p3

Warning! sc2p8 hrflop famin 1 timing value = 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce

ll sc1p3

Warning! sc2p8 gate fanin 2 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce

ll sc1p3

Warning! sc2p8 latch fanin 2 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce

ll sc1p3

Warning! sc2p8 flipflop fanin 2 timing value = 0.0 for cell sc1p3 at line

112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce

ll sclp3

Warning! sc2p8 latchlatch fanin 2 timing value = 0.0 for cell sc1p3 at

line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce

ll sc1p3

Warning! sc2p8 hrflop fanin 2 timing value = 0.0 for cell sc1p3 at line

112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce

ll sclp3

Warning! sc2p8 gate fanin 3 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce

ll sclp3

Warning! sc2p8 latch fanin 3 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce

ll sclp3

Warning! sc2p8 flipflop fanin 3 timing value = 0.0 for cell sc1p3 at line

770

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce

11 sc1p3

Warning! sc2p8 latchlatch fanin 3 timing value = 0.0 for cell sc1p3 at

line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce

ll sclp3

Warning! sc2p8 hrflop fanin 3 timing value = 0.0 for cell sc1p3 at line

112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce

ll sc1p3

Warning! sc2p8 gate famin 4 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce

ll sclp3

Warning! sc2p8 latch famin 4 timing value = 0.0 for cell sc1p3 at line 112
What Delay Type. Marring | Unknown delay type sc2p8 at line 112 for ce

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce

ll sclp3

Warning! sc2p8 flipflop famin 4 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 latchlatch fanin 4 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 hrflop fanin 4 timing value = 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 gate fanin 5 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sclp3

Warning! sc2p8 latch fanin 5 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 flipflop fanin 5 timing value = 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 latchlatch fanin 5 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 hrflop fanin 5 timing value = 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sclp3

Warning! sc2p8 gate fanin 6 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 latch fanin 6 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 flipflop famin 6 timing value = 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 latchlatch fanin 6 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sclp3

Warning! sc2p8 hrflop fanin 6 timing value = 0.0 for cell sc1p3 at line 1.12

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sclp3

Warning! sc2p8 gate fanin 7 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 latch fanin 7 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sclp3

Warning! sc2p8 flipflop fanin 7 timing value = 0.0 for cell sc1p3 at line

112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce

ll sclp3

Warning! sc2p8 latchlatch fanin 7 timing value = 0.0 for cell sc1p3 at

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce

11 sc1p3

Warning! sc2p8 hrflop fanin 7 timing value = 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce 11 sc1p3

Warning! sc2p8 gate fanin 8 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce

Warning! sc2p8 latch fanin 8 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 flipflop fanin 8 timing value = 0.0 for cell sc1p3 at line WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sclp3

Warning! sc2p8 latchlatch fanin 8 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 hrflop fanin 8 timing value = 0.0 for cell sc1p3 at line WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sclp3

Warning! sc2p8 gate fanin 9 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sclp3

Warning! sc2p8 latch fanin 9 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 flipflop fanin 9 timing value = 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sclp3

Warning! sc2p8 latchlatch fanin 9 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sclp3

Warning! sc2p8 hrflop fanin 9 timing value = 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sclp3

Warning! sc2p8 gate fanin 10 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sclp3

Warning! sc2p8 latch fanin 10 timing value = 0.0 for cell sc1p3 at line WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sclp3

Warning! sc2p8 flipflop famin 10 timing value = 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 latchlatch famin 10 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce 11 sc1p3

Warning! sc2p8 hrflop famin 10 timing value = 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 gate fanin 11 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 latch famin 11 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce 11 sc1p3

Warning! sc2p8 flipflop fanin 11 timing value = 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce 11 sc1p3

Warning! sc2p8 latchlatch fanin 11 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce 11 sc1p3

Warning! sc2p8 hrflop famin 11 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce 11 sc1p3

Warning! sc2p8 gate famin 12 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce 11 sc1p3

Warning! sc2p8 latch famin 12 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce 11 sc1p3

Warning! sc2p8 flipflop fanin 12 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce 11 sc1p3

Warning! sc2p8 latchlatch famin 12 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 hrflop fanin 12 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce 11 sc1p3

Warning! sc2p8 gate fanin 13 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce 11 sc1p3

Warning! sc2p8 latch famin 13 timing value = 0.0 for cell sc1p3 at line

112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 flipflop fanin 13 timing value = 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 latchlatch fanin 13 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce 11 sc1p3

Warning! sc2p8 hrflop fanin 13 timing value = 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce 11 sc1p3

Warning! sc2p8 gate fanin 14 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce 11 sc1p3

Warning! sc2p8 latch famin 14 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 flipflop famin 14 timing value = 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce ll sc1p3

Warning! sc2p8 latchlatch fanin 14 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce 11 sc1p3

Warning! sc2p8 hrflop famin 14 timing value = 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce 11 sc1p3

Warning! sc2p8 gate fanin 15 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce 11 sc1p3

Warning! sc2p8 latch famin 15 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce 11 sc1p3

Warning! sc2p8 flipflop famin 15 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce 11 sc1p3

Warning! sc2p8 latchlatch famin 15 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce 11 sc1p3

Warning! sc2p8 hrflop fanin 15 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce 11 sc1p3

Warning! sc2p8 gate fanin 16 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce 11 sc1p3

Warning! sc2p8 latch famin 16 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce 11 sc1p3

Warning! sc2p8 flipflop famin 16 timing value = 0.0 for cell sc1p3 at line

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce 11 sc1p3

Warning! sc2p8 latchlatch fanin 16 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce 11 sc1p3

Warning! sc2p8 hrflop fanin 16 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce 11 sc1p3

Warning! sc2p8 gate fanin 17 timing value = 0.0 for cell sc1p3 at line 112 WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce 11 sc1p3

Warning! sc2p8 latch famin 17 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce 11 sc1p3

Warning! sc2p8 flipflop fanin 17 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce 11 sc1p3

Warning! sc2p8 latchlatch famin 17 timing value = 0.0 for cell sc1p3 at line 112

WhatDelayType: Warning! Unknown delay type sc2p8 at line 112 for ce 11 sc1p3

Warning! sc2p8 hrflop fanin 17 timing value = 0.0 for cell sc1p3 at line 112 Reading pin cap values from /n/auspex/s15/tbr/euterpe/proteus/leafgen/caps/cap.lib From:

Lisa Robinson [lisar@rhodan]

Sent:

Friday, September 16, 1994 11:09 AM

To:

'dickson@rhodan'

Cc:

'veena@rhodan'; 'tbr@rhodan'; 'jeffm@rhodan'

Subject: branches

Rich,

Both bl and bul fail at the toplevel. (The tests pass on terp).

Let mew know if you need a dump.

Lisa R.

Design Name: z_euterpe_wrap

Run Date: 15994 Run ID: 6001

Using BOM:

Version BOM,v 119.0 1994/09/13 19:17:58 LT billz

Warning: Local BOM is out of date:

File: BOM

Status: Needs Checkout

Version:

119.0 Tue Sep 13 21:26:48 1994

RCS Version:

119.8 /p/cvsroot/euterpe/verilog/bsrc/BOM,v

Sticky Tag:

(none) (none)

Sticky Date: Sticky Options:

(none)

Simulator: z euterpe wrap.mif.mm was built on Tue Sep 13 22:36:44 1994

Run started on host: nosferatu at: Thu Sep 15 23:27:02 PDT 1994

b_be Ran ok

b_bne Ran ok

b_bl (in fail loop) Failed

b_bul (in fail loop) Failed

b_bge Ran ok

b_buge Ran ok

b_bande Ran ok

b bandne Ran ok

Exhibit C6

From:

tbr

Sent:

Friday, September 16, 1994 11:38 AM

To:

'geert'; 'hopper'

Cc:

'vanthof

Subject:

Ignore last message

Follow Up Flag: Follow up

Flag Status:

Red

Sorry, I was looking at the wrong log file. I don't think that particular problem has come back. However, I do have the following which is causing iteratinos to bomb:

Warning! clk to q gate fanin 1 timing value = 0.0 for cell xbhrdf8s at line 135706 Warning! clk to q flipflop fanin 1 timing value = 0.0 for cell xbhrdf8s at line 135717 Warning! clk to q latch fanin 1 timing value = 0.0 for cell xbhrdf8s at line 135718 Warning! clk_to_q hrflop fanin 1 timing value = 0.0 for cell xbhrdf8s at line 135739 Warning! clk to q gate fanin 1 timing value = 0.0 for cell xbhrdf16s at line 135798 Warning! clk to q flipflop fanin 1 timing value = 0.0 for cell xbhrdf16s at line 135809 Warning! clk to q latch fanin 1 timing value = 0.0 for cell xbhrdf16s at line 135810 Warning! clk to q hrflop fanin 1 timing value = 0.0 for cell xbhrdf16s at line 135831 Warning! clk to q gate fanin 1 timing value = 0.0 for cell xbhrdf24s at line 135844 Warning! clk to q flipflop fanin 1 timing value = 0.0 for cell xbhrdf24s at line 135855 Warning! clk_to_q latch fanin 1 timing value = 0.0 for cell xbhrdf24s at line 135856 Warning! clk_to_q hrflop fanin 1 timing value = 0.0 for cell xbhrdf24s at line 135877 Warning! clk_to_q gate fanin 1 timing value = 0.0 for cell xbhrdf32s at line 135890 Warning! clk_to_q flipflop fanin 1 timing value = 0.0 for cell xbhrdf32s at line 135901 Warning! clk_to_q latch fanin 1 timing value = 0.0 for cell xbhrdf32s at line 135902 Warning! clk_to_q hrflop fanin 1 timing value = 0.0 for cell xbhrdf32s at line 135923

Reading Cap/Delay table file /n/auspex/s15/tbr/euterpe/proteus/custom/time/tim.libWarning. Invalid format at line 10

ERROR! Cell cache at line 11 is not in legal cell list

Warning. Invalid format at line 15

ERROR! Cell cahalf at line 16 is not in legal cell list

Warning. Invalid format at line 17

ERROR! Cell cr at line 18 is not in legal cell list

Warning. Invalid format at line 23

ERROR! Cell ctag at line 24 is not in legal cell list

Warning. Invalid format at line 28 Warning. Invalid format at line 29

ERROR! Cell gtlb at line 30 is not in legal cell list

Warning. Invalid format at line 34
Warning. Invalid format at line 38

Warning. Invalid format at line 39

ERROR! Cell iosynchil at line 44 is not in legal cell list

Warning. Invalid format at line 45

(Dave we still seem to have one of those missing newlines!)

Tim

From: Sent: To: Richard Dickson [dickson@demeter] Friday, September 16, 1994 3:53 PM 'geert@demeter'; 'vanthof@demeter'

Subject:

timing numbers

should i be worried about this stuf in my log file

Reading Cap/Delay table file
/n/rama/s5/dickson/euterpe/proteus/custom/tim
e/tim.libERROR! Cell cache at line 10 is not in legal cell list ERROR! Cell cahalf at
line 16 is not in legal cell list ERROR! Cell cr at line 19 is not in legal cell list
ERROR! Cell ctag at line 26 is not in legal cell list ERROR! Cell cxbbufdh12s at line 32
is not in legal cell list ERROR! Cell gtlb at line 34 is not in legal cell list ERROR!
Cell iobufdh4s at line 40 is not in legal cell list

dickson

From:

vant [vanthof@hestia]

Sent:

Friday, September 16, 1994 4:03 PM

To:

'Richard Dickson'

Cc:

'geert@demeter'; 'vanthof@demeter'; 'Bill Zuravleff'

Subject:

Re: timing numbers

Richard Dickson writes:

> ,

>should i be worried about this stuf in my log file

> Reading Cap/Delay table file
/n/rama/s5/dickson/euterpe/proteus/custom/tim
>e/tim.libERROR! Cell cache at line 10 is not in legal cell list ERROR!
>Cell cahalf at line 16 is not in legal cell list ERROR! Cell cr at
>line 19 is not in legal cell list ERROR! Cell ctag at line 26 is not
>in legal cell list ERROR! Cell cxbbufdh12s at line 32 is not in legal
>cell list ERROR! Cell gtlb at line 34 is not in legal cell list ERROR!
>Cell iobufdh4s at line 40 is not in legal cell list

> >

dickson

I'm looking at this now. Topt will return with an exit code of 3 which will prevent the run from iterating past pass3.

I'm going to change topt so it will issue a warning which will allow you to continue.

Thanks, Dave

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,

"What rolls down stairs, alone or in pairs, rolls over the neighbor's dog?

What's great for a snack and fits on your back? It's log, log!"
LOG from BLAMMO! (tm) All kids love Log! #incluce
<std disclaim.h>

Exhibit C6

From:

tbr

Sent:

Friday, September 16, 1994 9:53 PM

To:

'dickson'

Cc:

'billz'

Subject:

forwarded message from Bill Zuravleff

Follow Up Flag: Follow up

Flag Status:

Red

Can you hook these up please? I think these bits are comming from oct 6, 52:48.

----- Start of forwarded message -----

Return-Path: <billz@godzilla>

Received: from godzilla.microunity.com by gaea.microunity.com (4.1/muse1.3)

id AA09973; Fri, 16 Sep 94 19:07:55 PDT

Received: from localhost by godzilla.microunity.com (8.6.4/muse-sw.2)

id TAA20949; Fri, 16 Sep 1994 19:07:44 -0700

Message-Id: <199409170207.TAA20949@godzilla.microunity.com>

From: billz@godzilla (Bill Zuravleff)

To: doi@godzilla, lisar@godzilla, tbr@godzilla, tom@godzilla, chip@godzilla

Cc: euterpe-checkins-dist@godzilla

Subject: Release of BOMs by billz (euterpe) Date: Fri, 16 Sep 1994 19:07:44 -0700

Checkin Message: -----

Have hooked up new-improved NB. Interface has changed.

Passes "pass1".

Cerberus bits remain unconnected. By all means, if you know

how to do this do so.

BOM Update in euterpe BOM 2.407

BOM Update in euterpe/verilog BOM 2.286

BOM Release in euterpe/verilog/bsrc BOM 122.0

----- End of forwarded message -----

From: Richard Dickson [dickson@demeter]

Sent: Friday, September 16, 1994 10:37 PM

To: 'billz@demeter'; 'tbr@demeter'

Subject: nb

bill,

i picked up your latest checkin of nb to see if i hacked cerberus and euterpe.V for addition of nblplevel[4:0] and i was gmaking in nb and found that the first two plas in your pla src list bomded out. have you deleted these but because you have those files still laying around you dont see the error i'm seeing?

dickson

From: Lisa Robinson [lisar@nosferatu]

Sent: Friday, September 16, 1994 11:14 PM

To: 'mws@nosferatu'; 'woody@nosferatu'; 'billz@nosferatu'

Cc: 'jeffm@nosferatu'; 'tbr@nosferatu'

Subject: store

I re-ran a bunch of tests against BOM 119 that had been rebuilt to take out the NOLOADSTORECONFLICT nops. The first to fail was store.

Dump is in /n/rhodan/s3/euterpe/verilog/bsrc/store.*

Lisa R.

From: Lisa Robinson [lisar@nosferatu]

Sent: Friday, September 16, 1994 11:26 PM

To: 'jeffm@nosferatu'

Cc: 'billz@nosferatu'; 'tbr@nosferatu'

Subject: dramharder

THe trace of dramharder is in /n/nosferatu/s2/euterpe/verilog/bsrc/res/16994.19623

Note that both drameasy and dram work on the zycad. Also (as we observed this afternoon) dramharder works okay in verilog.

Lisa R.

Exhibit C6

From:

tbr

Sent:

Saturday, September 17, 1994 11:57 AM

To:

'tom'

Cc:

'sysadmin'

Subject:

disk space

Follow Up Flag: Follow up

.

Flag Status:

Red

Has the new partiton been allocated for building stuff under /u/chip/euterpe? I want to build a lot of stuff over the weekend.

Tim

From: Tom Laidig [tom@clio]

Sent: Saturday, September 17, 1994 12:54 PM

To: 'Tim B. Robinson'

Cc: 'tom@aphrodite'; 'sysadmin@aphrodite'

Subject: Re: disk space

Tim B. Robinson writes:

Has the new partiton been allocated for building stuff under /u/chip/euterpe? I want to build a lot of stuff over the weekend.

Damn, I spaced that out yesterday!

Background for sysadmins, who probably haven't heard about this until now:

We're getting into the phase of development on euterpe where we need a bunch more disk space to hold the results of place/route runs on major subblocks of the chip. Experience suggests that this will require over 1GB of space, and it's highly desirable for this space to be backed up regularly and available efficiently over NFS. Tim asked me Thursday evening to prepare the necessary space on one of the new auspex disks after they came online. As mentioned above, I dropped the ball.

To get Tim running, I've appropriated s37 for this use. I hope this is OK — if not I'll do whatever is needed to rearrange things more properly. Page me to get fastest response. Sorry to have done this unilaterally.

Tim:

The directory /n/auspex/s37/chip-euterpe-builds now exists and is owned by chip. As we discussed Thursday, you can su to chip and make subdirectories in this area with symlinks pointing to them. I told you wrong when I said you could pre-make the symlink and create the actual directory by mkdir'ing the symlink name -- this works to create files, but not directories. If you're stuck for how to name the actual subdirectories of this new area, I'd suggest names like 'mc-gards' for the subdirectory accessed from the euterpe/verilog/bsrc/mc/gards symlink.

Tom L

From:

tbr

Sent:

Saturday, September 17, 1994 1:03 PM

To:

'Tom Laidig'

Cc:

'sysadmin@aphrodite'; 'tom@aphrodite'

Subject:

Re: disk space

Follow Up Flag: Follow up

Flag Status:

Red

Tom Laidig wrote (on Sat Sep 17):

Tim B. Robinson writes:

Has the new partiton been allocated for building stuff under /u/chip/euterpe? I want to build a lot of stuff over the weekend.

Damn, I spaced that out yesterday!

Background for sysadmins, who probably haven't heard about this until now:

We're getting into the phase of development on euterpe where we need a bunch more disk space to hold the results of place/route runs on major subblocks of the chip. Experience suggests that this will require over 1GB of space, and it's highly desirable for this space to be backed up regularly and available efficiently over NFS. Tim asked me Thursday evening to prepare the necessary space on one of the new auspex disks after they came online. As mentioned above, I dropped the ball.

To get Tim running, I've appropriated s37 for this use. I hope this is OK -- if not I'll do whatever is needed to rearrange things more properly. Page me to get fastest response. Sorry to have done this unilaterally.

Tim:

The directory /n/auspex/s37/chip-euterpe-builds now exists and is owned by chip. As we discussed Thursday, you can su to chip and make subdirectories in this area with symlinks pointing to them. I told you wrong when I said you could pre-make the symlink and create the actual directory by mkdir'ing the symlink name -- this works to create files, but not directories. If you're stuck for how to name the actual subdirectories of this new area, I'd suggest names like 'mc-gards' for the subdirectory accessed from the euterpe/verilog/bsrc/mc/gards symlink.

Thanks a lot tom. I have some stuff running locally, and as soon as that succeeds I'll set things up to run in the new space.

Tim

From: Eric Murray [ericm@MicroUnity.com]

Sent: Saturday, September 17, 1994 3:20 PM

To: 'Tom Laidig'

Cc: 'tbr@MicroUnity.com'; 'tom@MicroUnity.com'; 'sysadmin@MicroUnity.com'

Subject: Re: disk space

Tom Laidig wrote:

> Tim B. Robinson writes: > |

> |Has the new partiton been allocated for building stuff under > |/u/chip/euterpe? I want to build a lot of stuff over the weekend.

> Damn, I spaced that out yesterday!

 \geq Background for sysadmins, who probably haven't heard about this until

> now:

We're getting into the phase of development on euterpe where we need a bunch more disk space to hold the results of place/route runs on major subblocks of the chip. Experience suggests that this will require over 1GB of space, and it's highly desirable for this space to be backed up regularly and available efficiently over

NFS. Tim asked me Thursday evening to prepare the necessary space

on one of the new auspex disks after they came online. As

mentioned above, I dropped the ball.

>

To get Tim running, I've appropriated s37 for this use. I hope
this is OK -- if not I'll do whatever is needed to rearrange things
more properly. Page me to get fastest response. Sorry to have done

> this unilaterally.

no problem. i'd still like to consolidate some of the existing directories so we can free up one of the existing disks for stuff like this that requires a full disk.

we also need to get the new disks onto a backup schedule. ken?

ericm ericm@microunity.com

tbr

Sent:

Saturday, September 17, 1994 4:25 PM

To:

'Eric Murray'

Subject:

Re: pager log message

Follow Up Flag: Follow up

Flag Status: Red

Eric Murray wrote (on Sat Sep 17):

Tim B. Robinson wrote:

>

- > the sysadmin on call at this time is ericm
- > page from tbr to ericm:
- > 338 4152 cannot log into ghidra, says out of ptys but looks idle. tbr

it looks fine to me. maybe it was some transient problem.

Indeed it has let me in now. However, for 10 mins or so I was getting the same refusal and I still don't seem to be able to get 'domachine' to put up an xterm. When I rlogin in I get:

tbr@gamorra ~/euterpe/verilog/bsrc/cdio 407 % rlogin ghidra Last login: Sat Feb 19 08:15:26 from tbrhds SunOS Release 4.1.3 (MUSE_WS_WORKS) #16: Thu Mar 24 16:24:17 PST 1994 Can't open perl script "/usr/ucb/quota": Permission denied

tbr

Sent:

Saturday, September 17, 1994 5:50 PM

To:

'vanthof'

Cc:

'geert'

Subject:

topt bus error

Follow Up Flag: Follow up

Flag Status:

Red

I have been trying to get a top level netlist again and I just got a bus error from topt. It did not make a core file. Here's the tail of the log:

IntrinsicWarning: Warning! No settop_to_q flipflop fanin 1 delay for gate xbmaj3dh8s Intrinsic Warning: Warning! No usable intrinsic flipflop fanin 1 delay for gate xbxor3dh2s

NOTE: Cell xbxor3dh2s using 'intrinsic delay + .7RC' calculations.

IntrinsicWarning: Warning! No clk_to_q hrflop fanin 1 delay for flipflop sc1p8

NOTE: Cell sc1p8 using 'intrinsic delay + .7RC' calculations.

IntrinsicWarning: Warning! No clk_to_q flipflop fanin 1 delay for gate sccgdr

NOTE: Cell scegdr using 'intrinsic delay + .7RC' calculations.

NOTE: Only the first 10000 ERRORS out of 12634 bad paths listed in the stat file Use the -J option to increase this number

ERROR! 12634 paths exceeded cycle time. Check status file. DC Load Calculations /bin/sh: 20199 Bus error make: *** [tbr_euterpe-pass1.strength] Error 138

Is it possible the bad data it triggering the problem?

Tim B. Robinson [tbr@aphrodite]

Sent: Sature

Saturday, September 17, 1994 5:50 PM

To: Cc: 'vanthof@aphrodite' 'geert@aphrodite'

Subject:

topt bus error

I have been trying to get a top level netlist again and I just got a bus error from topt. It did not make a core file. Here's the tail of the log:

IntrinsicWarning: Warning! No settop_to_q flipflop fanin 1 delay for gate xbmaj3dh8s IntrinsicWarning: Warning! No usable intrinsic flipflop fanin 1 delay for gate xbxor3dh2s NOTE: Cell xbxor3dh2s using 'intrinsic delay + .7RC' calculations.

IntrinsicWarning: Warning! No clk_to_q hrflop fanin 1 delay for flipflop

sclp8

NOTE: Cell sclp8 using 'intrinsic delay + .7RC' calculations.

IntrinsicWarning: Warning! No clk_to_q flipflop fanin 1 delay for gate sccgdr

NOTE: Cell sccgdr using 'intrinsic delay + .7RC' calculations.

NOTE: Only the first 10000 ERRORS out of 12634 bad paths listed in the stat file

Use the -J option to increase this number

ERROR! 12634 paths exceeded cycle time. Check status file.

DC Load Calculations

/bin/sh: 20199 Bus error

make: *** [tbr_euterpe-passl.strength] Error 138

Is it possible the bad data it triggering the problem?

'Tim B. Robinson' 'vanthof@aphrodite'; 'geert@aphrodite' Cc: Re: topt bus error Subject: Tim B. Robinson writes: >I have been trying to get a top level netlist again and I just got a >bus error from topt. It did not make a core file. Here's the tail of >the log: >IntrinsicWarning: Warning! No settop to q flipflop famin 1 delay for gate xbmaj3dh8s >IntrinsicWarning: Warning! No usable intrinsic flipflop fanin 1 delay for gate xbxor3dh2s Cell xbxor3dh2s using 'intrinsic delay + .7RC' calculations. >IntrinsicWarning: Warning! No clk_to_q hrflop fanin 1 delay for >flipflop sc1p8 Cell sc1p8 using 'intrinsic delay + .7RC' calculations. >NOTE: >IntrinsicWarning: Warning! No clk_to_q flipflop fanin 1 delay for gate sccgdr >NOTE: Cell sccgdr using 'intrinsic delay + .7RC' calculations. Only the first 10000 ERRORS out of 12634 bad paths listed in the >NOTE: stat file Use the -J option to increase this number ERROR! 12634 paths exceeded cycle time. Check status file. DC Load Calculations >/bin/sh: 20199 Bus error >make: *** [tbr euterpe-pass1.strength] Error 138 >Is it possible the bad data it triggering the problem? >Tim Sorry for the delay. We had an open house and we needed to be out of the house while it was going on. Bad data should never cause a bus error... I'll look into it and fix it. Thanks, Dave Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering, Inc. "What rolls down stairs, alone or in pairs, rolls over the neighbor's dog? What's great for a snack and fits on your back? It's log, log, log!" LOG from BLAMMO! (tm) All kids love Log! #incluce <std disclaim.h>

vant [vanthof@hestia]

Saturday, September 17, 1994 7:39 PM

From:

Sent:

To:

tbr

Sent:

Saturday, September 17, 1994 8:10 PM

To:

'vant'

Cc:

'geert@aphrodite'; 'vanthof@aphrodite'

Subject:

Re: Bogus warnings?

Follow Up Flag: Follow up

Flag Status:

Red

vant wrote (on Sat Sep 17):

```
Tim B. Robinson writes:

> 
> I'm now seeing zillions of messages of the form

> 
> Warning! Instance xlu/G_ctrldata/G_db_7a/G_q_7a_123/plp_1 (scsdm8) has strength of 0

> Warning! Instance xlu/G_ctrldata/G_db_7a/G_q_7a_124/p2p_1 (scsmf1) has strength of 0

> Warning! Instance xlu/G_ctrldata/G_db_7a/G_q_7a_124/p3p_1 (scsmf1) has strength of 0

> Warning! Instance xlu/G_ctrldata/G_db_7a/G_q_7a_124/p4p_1 (scsmf1) has strength of 0

> Warning! Instance xlu/G_ctrldata/G_db_7a/G_q_7a_124/p1p_1 (scsdm8) has strength of 0

> Warning! Instance xlu/G_ctrldata/G_db_7a/G_q_7a_125/p2p_1 (scsmf1) has strength of 0

> Warning! Instance xlu/G_ctrldata/G_db_7a/G_q_7a_125/p3p_1 (scsmf1) has strength of 0

> 
> Given these are no longer supposed to be in the legal cell list,

> should I be getting these warnings?

> 
> Tim
```

Yes. Topt gets the strength settings for cells from the legal cell list. If it's removed from the list, then the power level is set to '0'. Then, when topt reads in a strength file from a previous run, it gives a warning to let you know that the strength is set to 0.

I can change topt to only flag the cell type as being set to 0 once instead of each instance. This would significantly reduce the number of warnings you are seeing.

My intent was to warn of potential problems when it sees a 0 for a strength, but since we have lots of cells not on the legal cell list, this produces lots of senseless warnings.

Reducing it to one per type would be good. There really are zillions right now. I spoke too soon in the aearlier message. No bus error, but:

Warning! No PADOUT_ABM pin capacitance data for ttl3vnew
Disgorging Potentially BAD edif due to Errors edif file tbr_euterpe-pass1.edif.tmp
Writing edif structure: tbr_95_euterpe_45_pass1_46_edif_46_tmp
Memory usage: 162.778MB
Exit code: 4 (Bad Edif)

I'll look in the log file.

Saturday, September 17, 1994 8:10 PM Sent: To: 'vant' 'geert@aphrodite'; 'vanthof@aphrodite' Cc: Re: Bogus warnings? Subject: vant wrote (on Sat Sep 17): Tim B. Robinson writes: >I'm now seeing zillions of messages of the form >Warning! Instance xlu/G_ctrldata/G_db_7a/G_q_7a_123/plp_1 (scsdm8) has strength of 0
>Warning! Instance xlu/G_ctrldata/G_db_7a/G_q_7a_124/p2p_1 (scsmf1) has strength of 0
>Warning! Instance xlu/G_ctrldata/G_db_7a/G_q_7a_124/p3p_1 (scsmf1) has strength of 0
>Warning! Instance xlu/G_ctrldata/G_db_7a/G_q_7a_124/p4p_1 (scsmf1) has strength of 0 Instance xlu/G ctrldata/G db_7a/G q_7a_124/p1p_1 (scsdm8) has strength of 0 Instance xlu/G ctrldata/G db_7a/G q_7a_125/p2p_1 (scsmf1) has strength of 0 >Warning! >Warning! Instance xlu/G_ctrldata/G_db_7a/G_q_7a_125/p3p_1 (scsmf1) has strength of 0 >Given these are no longer supposed to be in the legal cell list, >should I be getting these warnings? >Tim Topt gets the strength settings for cells from the legal cell list. it's removed from the list, then the power level is set to '0'. Then, when topt reads in a strength file from a previous run, it gives a warning to let you know that the strength is set to 0. I can change topt to only flag the cell type as being set to 0 once instead of each instance. This would significantly reduce the number of warnings you are seeing. My intent was to warn of potential problems when it sees a 0 for a strength, but since we have lots of cells not on the legal cell list, this produces lots of senseless warnings. Reducing it to one per type would be good. There really are zillions right now. I spoke too soon in the aearlier message. No bus error, but: Warning! No PADOUT ABM pin capacitance data for ttl3vnew Disgorging Potentially BAD edif due to Errors edif file tbr_euterpe-passl.edif.tmp Writing edif structure: tbr_95_euterpe_45_pass1_46_edif_46_tmp Memory usage: 162.778MB Exit code: 4 (Bad Edif) I'll look in the log file.

Tim B. Robinson [tbr@aphrodite]

Tim

From:

From: Jay Tomlinson [woody@demeter]

Sent: Saturday, September 17, 1994 10:50 PM

To: 'Mark Semmelmeyer'; 'Bill Zuravleff'

Cc: 'tbr@demeter'

Subject: Re: things for CD read miss

Mark Semmelmeyer wrote (on Sat Sep 17):

> va: I will send r11r12 since I already have it staged that way for the exception

> address .

> dtag pa (padirty): I will add an R12.

> This is all that I have commented as needing P12.

> This is all that I have commented as needing R12. Do you also need an R12 dirty > bit?

> DIL:

> Comments?

> Jay

. ...

thanks for giving this a go. what would you recommend on the tag output staging (CTIOD vs. LT). also be warned that the tag output is labelled R9 going into ctiod, goes through a reg, but is still called R9 coming out (see euterpe.V).

Whoa! When did this happen? When I first started looking into LT I was told that I would be receiving an R9 ctag, which agreed with the \$PIPE schematic. It looks to me like I am actually receiving an R5 (R2 adr to ctiod, R3R4 adr to ctd, R5 data out of ctiod). When did the tag read move? It seems like this puts the tag read at the same time as the data read. Are you trying to cover the tag with the same load/store conflict logic? Staging a 58 bit tag is very expensive, even more so in the area that LT lives (no routing available).

This is a big time dis-connect. Good thing this was noticed now.

It seems from a placement standpoint that ctiod would be the correct place. That way if LT moves to make the floorplan fit, that is one less piece to move. Of course, if that is done, that pretty much shoots down any possibility of using the ctio block for the I-tag (beyond just copying the verilog). Since the 'ctioi' would works off a different signal than the 'cb4' than the d-side uses, ctio may not work anyway (currently I think I can use it, just connect up this other control to the cb4 interface, but until mws designs this I won't know for sure).

Bottom line, given the existing floorplan, it really doesn't matter which block does the staging. I will add it to LT which leaves open the possibility that ctio can be used for the I side.

Jay

From: vant [vanthof@hestia]

Sent: Saturday, September 17, 1994 11:27 PM

To: 'Tim B. Robinson'
Cc: 'vanthof@aphrodite'

Subject: Re: bad edif

```
Tim B. Robinson writes:
```

>

```
> I found the following in the log file. Far from clear what cells it's >complaining about:
> Warning! Instance pll1 (pl_euh) has strength of 0
> Warning! Instance clk (cgclockbias) has strength of 0
> Warning! Instance tsensa (tsensa) has strength of 0
> Warning! Instance bgknobgen (bgknobgen) has strength of 0
> Warning! Instance bgproca2d (bgproca2d) has strength of 0
> ERROR! No 1C version of the phi_a2p3c port
> ERROR! No 1C version of the phi_b2p3c port
> ERROR! No 1C version of the phi_a2p3c port
> ERROR! No 1C version of the phi_b2p3c port
> Warning! Instance ci (cache) has strength of 0
> Warning! Instance cd (cache) has strength of 0
> Warning! Instance cti (ctag) has strength of 0
> Warning! Instance ctd (ctag) has strength of 0
```

I was wondering what module you were running when you got these errors. I could not find any log file in your euterpe/verilog/bsrc/gards directory which matched these.

Thanks, Dave

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering, Inc. "What rolls down stairs, alone or in pairs, rolls over the neighbor's dog? What's great for a snack and fits on your back? It's log, log, log!"

LOG from BLAMMO! (tm) All kids love Log! #incluce <std_disclaim.h>

tbr

Sent:

Saturday, September 17, 1994 11:32 PM

To:

'vant'

Cc:

'vanthof@aphrodite'

Subject:

Re: bad edif

Follow Up Flag: Follow up

Flag Status:

Red

vant wrote (on Sat Sep 17):

```
Tim B. Robinson writes:
```

>I found the following in the log file. Far from clear what cells it's >complaining about:

>Warning! Instance pll1 (pl euh) has strength of 0

>Warning! Instance clk (cgclockbias) has strength of 0

>Warning! Instance tsensa (tsensa) has strength of 0

>Warning! Instance bgknobgen (bgknobgen) has strength of 0 >Warning! Instance bgproca2d (bgproca2d) has strength of 0

>ERROR! No 1C version of the phi_a2p3c port >ERROR! No 1C version of the phi_b2p3c port

>ERROR! No 1C version of the phi_a2p3c port

>ERROR! No 1C version of the phi b2p3c port

>Warning! Instance ci (cache) has strength of 0

>Warning! Instance cd (cache) has strength of 0 >Warning! Instance cti (ctag) has strength of 0

>Warning! Instance ctd (ctag) has strength of 0

I was wondering what module you were running when you got these errors. I could not find any log file in your euterpe/verilog/bsrc/gards directory which matched these.

Trick question!

I was making the top level LVS netlist (or trying to). The rule that converts the strength file to the edif file for some reason does not write a log file. You can find it though in bsrc/makerrs.

tbr

Sent:

Saturday, September 17, 1994 11:39 PM

То:

'vanthof'

Subject:

another missing newline!

Follow Up Flag: Follow up

Flag Status:

Red

Reading Cap/Delay table file /n/auspex/s15/tbr/euterpe/proteus/custom/time/tim.libWarning! Cell cache at line 4 is not in legal cell list

Warning! Cell cahalf at line 10 is not in legal cell list

From: vant [vanthof@hestia]

Sent: Saturday, September 17, 1994 11:56 PM

To: 'Tim B. Robinson'
Cc: 'vanthof@aphrodite'

Subject: Re: another missing newline!

Tim B. Robinson writes:

> Reading Cap/Delay table file /n/auspex/s15/tbr/euterpe/proteus/custom/time/tim.libWarning! Cell cache at line 4 is not in legal cell list

>Warning! Cell cahalf at line 10 is not in legal cell list

Thanks. I'll fix it.

Dave

>

>

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering, Inc. "What rolls down stairs, alone or in pairs, rolls over the neighbor's dog? What's great for a snack and fits on your back? It's log, log, log!"

LOG from BLAMMO! (tm) All kids love Log! #incluce <std_disclaim.h>

tbr

Sent:

Sunday, September 18, 1994 12:17 AM

To:

'vanthof'

Subject:

log file funny

Follow Up Flag: Follow up

Flag Status:

Red

I note in the log file something odd about it reading in the intrinsic dealys. There is a blank line, and it does not seem to report reading the custom and leafgen data (though I'm sure it must be):

ReadLegalCellFile: Warning! No atoms info for iobyte

Performing Edif Transformations...

Reading DC Loads file /n/auspex/s15/tbr/euterpe/proteus/leafgen/dcload/dcload.lib Reading DC Loads file /n/auspex/s15/tbr/euterpe/proteus/exlax/dcload/dcload.lib

Reading DC Loads file /n/auspex/s15/tbr/euterpe/proteus/custom/dcload/dcload.lib

Reading LPE extracted data from hc-base.netcap.

Reading intrinsic delays from /n/auspex/s15/tbr/euterpe/proteus/exlax/time/tim.lib

Reading pin cap values from /n/auspex/s15/tbr/euterpe/proteus/leafgen/caps/cap.lib Reading pin cap values from /n/auspex/s15/tbr/euterpe/proteus/exlax/caps/cap.lib Reading pin cap values from /n/auspex/s15/tbr/euterpe/proteus/custom/caps/cap.lib Status information in gards/hc-final.stat

tbr

Sent:

Sunday, September 18, 1994 12:24 AM

To:

'lisar'

Subject:

forwarded message from Mark Semmelmeyer

Follow Up Flag: Follow up

Flag Status:

Red

Micro-arch may need updating

----- Start of forwarded message ------

Return-Path: <mws@ghidra>

Received: from ghidra.microunity.com by gaea.microunity.com (4.1/muse1.3)

id AA01488; Sat, 17 Sep 94 22:22:38 PDT

Received: from localhost by ghidra.microunity.com (8.6.4/muse-sw.2)

id WAA21674; Sat, 17 Sep 1994 22:22:04 -0700

Message-Id: <199409180522.WAA21674@ghidra.microunity.com>

From: mws@ghidra (Mark Semmelmeyer)

To: euterpe-checkins-dist@ghidra, lisar@ghidra, tbr@ghidra, tom@ghidra

Subject: euterpe/verilog/bsrc/ce ceregcore.V Date: Sat, 17 Sep 1994 22:22:04 -0700

Update of /p/cvsroot/euterpe/verilog/bsrc/ce In directory ghidra:/N/auspex/root/s24/mws/euterpe/verilog/bsrc/ce

Modified Files:

ceregcore.V

Log Message:

ce/ceregcore.V: Changed nblplevel default from 0 to 16.

----- End of forwarded message -----

tbr

Sent:

Sunday, September 18, 1994 12:49 AM

To:

Subject:

chipq interlocks

Follow Up Flag: Follow up

Flag Status:

Red

I'm a bit worried we seemed to have two .checkoutrc's runnign to gether here, one in a subdir of the other. Isn't this supposed to be forbidden by default?

chipq

	ID Target Directory	Machine(pid)	Who	Stat
1	280 euterpe/verilog/bsrc	staypuft(1906)	mws	0:09
	281 euterpe/verilog/bsrc/hc	rhodan(23805)	tbr	0:01

Tim B. Robinson writes: >vant wrote (on Sun Sep 18): Tim B. Robinson writes: >vant wrote (on Sat Sep 17): > Tim B. Robinson writes: >IntrinsicWarning: Warning! No usable intrinsic flipflop famin 1 delay for gate xbxor3dh8s Cell xbxor3dh8s using 'intrinsic delay + .7RC' >NOTE: calculations. >IntrinsicWarning: Warning! No usable intrinsic flipflop fanin 1 delay for gate xbxor3dh3s Cell xbxor3dh3s using 'intrinsic delay + .7RC' >NOTE: calculations. >IntrinsicWarning: Warning! No usable intrinsic flipflop fanin 1 delay for gate xbxor3dh4s Cell xbxor3dh4s using 'intrinsic delay + .7RC' >NOTE: calculations. > I'm not so sure it's bad data. Let me look at this cuz when I > look at the delay tables, I believe all the data is there. > >Actually of course these are 3 level gates, probably with the same > >problem as the maj gates we noted before. > > > >Tim Well, I found and fixed the problem with the above errors, but > > others have cropped up that were hidden. I'm heading off to bed and will work on this when I wake up. >Sounds like a plan! Thanks for the help. >Tim

vant [vanthof@hestia]

'Tim B. Robinson'

Re: More bad data?

Sunday, September 18, 1994 2:15 PM

'Dave Van't Hof'; 'Geert Rosseel'; 'Mark Hofmann'

Well, I found the problem in topt. My latest run on euterpe did not flag any of the above errors, but it did flag some missing data for the xbxor2dh6s cell for fanin 5 for top_to_q which is actually real missing data.

I've added support for the 'custom' setting in topt, but the effect is really no different from what topt was doing, except when reading in strength files. Which means that the scioff cell will still not get the extra clocks removed.

I filled my disk when running the euterpe test and topt didn't complain at all. I don't check for any sort of return code when writing the log file or stat file. This I will

From:

Sent:

Subject:

To:

Cc:

change for the next release.

The list of cells with 0 strength should be much smaller when reading the the strength files. A cell will only be listed once.

Fixed a minor reporting funny (missing newline).

I'm sure I made other changes, but I've forgotten them, sorry.

I've left the previous version of topt as topt.old. I don't know if anyone is still using the 'really old' topt as topt.old or not. If someone is, then I'll move the topt.old over to topt.old.old like I used to do. However, if you run into problems, then use the topt.old, although it too has problems.

I will be out the rest of the afternoon as we have more people inspecting the house and we are heading over the hill to capitola for an art and wine festival. If there are problems please page me, and I'll work on the problems when I get back.

Thanks, Dave

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering, Inc.
"What rolls down stairs alone or in pairs rolls over the neighbor's dog?

"What rolls down stairs, alone or in pairs, rolls over the neighbor's dog?

What's great for a snack and fits on your back? It's log, log! "LOG from BLAMMO! (tm) All kids love Log! #incluce <std disclaim.h>

vant [vanthof@hestia]

Sent:

Sunday, September 18, 1994 2:23 PM 'Tim B. Robinson'; 'Geert Rosseel'

To: Cc:

'Dave Van't Hof'; 'Mark Hofmann'

Subject:

bad topt

Spoke too soon. That version of topt I just installed completely barfed on euterpe. I don't know why.

I've reverted the topt back to the previous version.

Sorry. I'll try to fix it quickly.

Dave

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering, Inc.

"What rolls down stairs, alone or in pairs, rolls over the neighbor's dog?

What's great for a snack and fits on your back? It's log, log, log!"
LOG from BLAMMO! (tm) All kids love Log! #include
<std_disclaim.h>

vant [vanthof@hestia]

Sent: To: Sunday, September 18, 1994 2:31 PM 'Geert Rosseel'; 'Tim B. Robinson'

Cc:

'Dave Van't Hof; 'Mark Hofmann'

Subject:

bad topt (fwd) fixed

vant writes:

>Spoke too soon. That version of topt I just installed completely >barfed on euterpe. I don't know why. >I've reverted the topt back to the previous version. > >Sorry. I'll try to fix it quickly. >Dave

Found and fixed it. I had inverted the state when checking for custom cells in the legal cell list thus making all cells custom so topt did nothing.

Am I having fun yet? Oh boy.

I've started another releasebom and it should be done in a few minutes. Thanks, $\ensuremath{\text{Dave}}$

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering, Inc.
"What rolls down stairs, alone or in pairs, rolls over the neighbor's dog?

What's great for a snack and fits on your back? It's log, log!"
LOG from BLAMMO! (tm) All kids love Log! #include
<std disclaim.h>

vant [vanthof@hestia]

Sent:

Monday, September 19, 1994 11:29 AM

To:

'Orlando Hernando'; 'Mike Wageman'

Cc:

'Dave Van't Hof'; 'Mark Hofmann'; 'Geert Rosseel'; 'Fred Obermeier'

Subject:

orchistmp upper drcs finished

Hi guys. The upper drc's finished for orchistmp. They are in

/u/vanthof/compass/mobi/orchis/tapeout/orchistmp_upper.err

you must be using the snapshot to look at these errors. If you get a chance to look at these, it would help a lot. If you need help locating the layouts, please let me know.

Thanks, Dave

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering, Inc.

"What rolls down stairs, alone or in pairs, rolls over the neighbor's dog?

What's great for a snack and fits on your back? It's log, log, log!"
LOG from BLAMMO! (tm) All kids love Log! #incluce
<std_disclaim.h>

tbr

Sent:

Monday, September 19, 1994 3:30 PM

To:

'vant'

Cc:

'Geert Rosseel'; 'Mark Hofmann'; 'Dave Van't Hof'

Subject:

Re: More bad data?

Follow Up Flag: Follow up

Flag Status:

Red

vant wrote (on Sun Sep 18):

Well, I found the problem in topt. My latest run on euterpe did not flag any of the above errors, but it did flag some missing data for the xbxor2dh6s cell for fanin 5 for top_to_q which is actually real missing data.

I've added support for the 'custom' setting in topt, but the effect is really no different from what topt was doing, except when reading in strength files. Which means that the scioff cell will still not get the extra clocks removed.

Thanks dave. I'm just back to running again and things look fine so far.

tbr

Sent:

Monday, September 19, 1994 3:32 PM

To:

'Tom Laidig'

Subject:

Re: X dixplay

Follow Up Flag: Follow up

Flag Status:

Red

Tom Laidig wrote (on Mon Sep 19):

Tim B. Robinson writes:

Where is the official X display for builds in chip that need to run gards?

The official display is iapetus:0. However, I haven't found it to be particularly reliable, and have resorted to using my own machine for all leafmold runs.

OK, well expect to see a few euterpe runs appear now and again!

What's the cause of the unreliability?

From: Tom Laid

Tom Laidig [tom@clio]

Sent:

Monday, September 19, 1994 5:12 PM

To:

'Tim B. Robinson'

Cc:

'Thomas Laidig'

Subject: Re: X dixplay

Tim B. Robinson writes:

|Tom Laidig wrote (on Mon Sep 19):

Tim B. Robinson writes:

Where is the official X display for builds in chip that need to run gards?

The official display is iapetus:0. However, I haven't found it to be particularly reliable, and have resorted to using my own machine for all leafmold runs.

OK, well expect to see a few euterpe runs appear now and again!

Oh, goody! At least they're probably sufficiently long-running that I can shove the window to the background, unlike leafmold builds.

What's the cause of the unreliability?

I dunno. It seems that, after I've fired off a few leaf cells using that X display, it gets hung. If I then try to connect to it in any way (like saying ``xset -display iapetus:0 -q") my process hangs forever.

Tom L

From: Derek Iverson [doi@demeter]

Sent: Monday, September 19, 1994 5:41 PM

To: 'tom@demeter'; 'tbr@demeter'

Subject: proteus/calliope/euterpe incompats in chipq.cf

I seem to remember us having incompat definitions in the chipq.cf file that listed incompatibilities between proteus/calliope and proteus/euterpe. In any event, the current chipq.cf file does not have any.

Anyone care to suggest some?

doi

Loretta Guarino [guarino@MicroUnity.com] Monday, September 19, 1994 6:59 PM

Sent:

'lisa@MicroUnity.com'

To: Cc:

'vandyke@MicroUnity.com'; 'gmo@MicroUnity.com'

Subject:

communications and predefined symbols

Sorry about the ambiguity in my notes!

Although it wasn't part of your original proposal, I understand that the predefined symbols without underscores were removed in the new compiler. Since you had changed the source, this didn't break the build, but did confuse some of the developers who were using the old symbols.

Most people didn't get a message that we were proceeding with the proposed changes and so it caught them off-guard. Someone (you? Don? Gmo? me?) should have sent mail about this change, much as Guillermo did for the software tools and simulator changes to new opcodes and for the new versions of the gnu-tools. I think we are pretty careful about doing this when we know the changes will impact developers. We still ought to alert people when we think we've taken care of the impact, just in case we miss anything.

Of course, I've still left "someone" unbound in the paragraph above...

Loretta

----- Forwarded Message

Return-Path: sa@MicroUnity.com>

Received: from calliope.microunity.com by gaea.microunity.com

(4.1/muse1.3)

id AA02445; Mon, 19 Sep 94 16:44:29 PDT

Received: by calliope.microunity.com (931110.SGI/930416.SGI)

for guarino@gaea.microunity.com id AA26965; Mon, 19 Sep 94

16:44:28 -0700

Date: Mon, 19 Sep 94 16:44:28 -0700

From: lisa@MicroUnity.com (Lisa Repka)

Message-Id: <9409192344.AA26965@calliope.microunity.com>

To: Loretta Guarino <guarino@MicroUnity.com>
Subject: Re: Sept. 19 benchmark meeting

Cc: gmo@MicroUnity.com

- > 1) The compiler's predefined symbols changed, per Lisa Repka's
- > proposal. However, few people received any warning when this actually
- > happened, which caused a certain amount of confusion. We need better
- > communication about these sorts of events.

My apologies for any confusion. However, I'd like to point out that my proposal was simply to add some new pre-defines, not to change any existing ones. The only *change* I was proposing was the *usage*, and I did most of that myself (in all places I could think to in our currently checked-in sources) and I checked things in with fairly obvious comments, which should have been noticed by anybody who uses those files.

What's confusing *me* is the comment "We need better communication about these sorts of events." I can't imagine doing anything differently than I did--am I missing something?

lisa

----- End of Forwarded Message

From: Sent: Tim B. Robinson [tbr@aphrodite] Monday, September 19, 1994 9:42 PM

To:

'euterpe@aphrodite'

Subject:

xbhr cells

We have run into a problem with loading and timing related to the xbhr (half rate flop) cells. Here are some thoughts, but before we rush off changing anything I'd like to invite comments so we don't introduce worse problems than we need to fix already.

First the loading issue which I think is straight forward. We had a choice in the implementation of the xbhr cells to save a couple of atoms at the expense of significantly inclreased loading on the tau signal. We chose to do that, which does not seem to be a problem for the lower powered cells and gives us best atom utilization. However, in the higher powered cells (which are huge anyway), the saving is minimal (hopefully we won't have huge numbers of them), but the loading becomes so great that even our most powerful emitter follower buffer (24s) can only fannout to 5 or 6 of them and meet the loading rules. I thus propose that we change the implementation of the higher powered cells (say 12s and above) to include the extra couple of atoms to buffer off this loading. No changes to the euterpe source netlist would be needed.

Second for the timing. Currently, topt assumes that only hr-hr paths are eligible for double cycle timing. An hr to regular flop may be, but that can only be determined algorithmically. The net effect of this is that in a typical pipeline of these cells, the last stage always has to pay the cost of an hr (and the associated tau fannout buffers) but still has to make single cycle timing. A proposal would be to change topt's algorithm to allow double timing on any net driven by an hr, and change the logic model for this cell so the output is only valid in the second cycle after it is loaded (putting out X in the intervening cycle). If we pass logic verification we can be sure nothing is relying on the data being available in the first clock even with our unit delay simulation environment. Now it is expected that there are places in the current design, where to deal with the fact that hr to flop only ever gets 1 cycle, one extra stage of hr has been added (where a flop would have done), and where as a result we have created a situation where we rely on the data in the first cycle.

It would be important to consider if we know all these places, so that on making the proposed change we would not waste a lot of time debugging errors which were introduced.

Finally, there would be cases (write enables to the custom arrays) where it would not be acceptable to deliver X half of the time. These instances would have to be replaced by explicit flops with feedback.

Comments please . . .

tbe@MicroUnity.com

Sent:

Monday, September 19, 1994 9:44 PM

To:

'hestia'

Cc:

'pmayer'

Subject: minutes/actions from 9/19 pcb meeting

Following are minutes and action items from today's pcb meeting:

1) Main pcb split: issue of moving the dc-dc to the ac-dc pcb to eliminate risk of Hipot failures (immediate or latent) in low voltage components. Wayne discussed concern with manufacturing defects causing failures during production startup. Decision taken not to change current design for first 50 (nondeliverable) units, so as not to impact schedule or product cost.

action: the to revive investigation of high-current power bussing from early days of Hestia for contingincy of changing design to isolate high voltage stuff in the future. This should be complete with a preliminary design by the time the first protos are built.

action: Wayne wants to analyze the implications of dc-dc on main pcb for Hipot test and possibly come up with additional tests to mitigate risk of damage.

2) The main pcb will require break-away edge tabs for manufacturing fixture requirements (TAB OLB, solder reflow machines, etc).

action: the to incorporate into next revision of criteria drawing.

3) Wayne asked for vias on HC bus between Calliope and Euterpe.

action: the to get minimum via spacing to wayne for evaluation wrt ICT.

action: the to verify with Hadco manufacturability of via array.

action: the to revise spacer cutout to maximize area for via fanout

4) Jay mentioned that the smart card connector is not shown on the mainpcb criteria.

action: the to incorporate into next revision. Patty can place where convenient for time being.

If I missed anything, please jump in!

-Tom

Tom Eich tbe@microunity.com MicroUnity Systems Engineering, Inc. 255 Caspian Dr. Sunnyvale, CA 94089 (408)734-8100, (408)734-8136 fax

tbr

Sent:

Monday, September 19, 1994 9:53 PM

To:

'Derek Iverson'

Cc:

'tom@demeter'

Subject:

proteus/calliope/euterpe incompats in chipq.cf

Follow Up Flag: Follow up

Flag Status: Red

Derek Iverson wrote (on Mon Sep 19):

I seem to remember us having incompat definitions in the chipq.cf file that listed incompatibilities between proteus/calliope and proteus/euterpe. In any event, the current chipq.cf file does not have any.

Anyone care to suggest some?

We should have the same set related to dcells/bseplate/gards/ and clockbias at least.

Tim B. Robinson [tbr@aphrodite]

Sent:

Monday, September 19, 1994 9:55 PM

To:

'Kurt Wampler'

Cc:

'agc@thoas'; 'billz@thoas'; 'dickson@thoas'; 'geert@thoas'; 'hopper@thoas'; 'ong@thoas';

'tom@thoas'; 'vo@thoas'

Subject:

export subblock support

Kurt Wampler wrote (on Mon Sep 19):

Upon request, I've added support for SOFA sub-blocks to be able to export themselves as a single cell, which may subsequently be used in other place & route work. Here's what I changed:

proteus/Makefile.defs

Added definitions for "gasavepins" program

proteus/Makefile.rules

Added "gasavepins" step to the formula for making the ".dff" file.

proteus/misc/gards.cvp

Added code to activate the delay obstructions (category 15) generated by the gasavepins step so that targets on one-pin nets at the sub-block level will be protected against internal routing that might obstruct these targets.

euterpe/verilog/bsrc/Makefile.share

Added a rule to make gards/%.pdl & gards/%.obs by invoking the shell script "export subblock".

euterpe/verilog/bsrc/export_subblock

This script derives a PDL file and an OBS file for the subblock, once it has been routed to a converged solution. The PDL and OBS files are copied into \${CHIPROOT}/gards/subblocks, where they can be consumed by other place & route problems.

NOTE: In order to get the placement obstruction information for one of these sub-blocks, it is necessary to add a little bit of code to your gplace batch control file (gplace.nic). Using "cdio" as an example:

readobs cdio.obs actobst; use; ok

I think this file gets gets built each time by a cat in the Makefile. If so, it will need fixing there.

If I've corrupted anything in the process of making these changes, please let me know.

- Kurt

From: Lisa Robinson [lisar@nosferatu]

Sent: Monday, September 19, 1994 11:49 PM

To: 'woody@nosferatu'; 'jeffm@nosferatu'

Cc: 'mws@nosferatu'; 'billz@nosferatu'; 'tbr@nosferatu'

Subject: gtlbaccess1

Dump in /n/rhodan/s3/euterpe/verilog/bsrc/gtlbacccess1.*

Lisa R.

Mark Hofmann [hopper@boreas]

Sent:

Tuesday, September 20, 1994 12:04 AM

To: Cc: 'Tim B. Robinson' 'euterpe@aphrodite'

Subject:

Re: xbhr cells

Tim B. Robinson writes:

We have run into a problem with loading and timing related to the xbhr (half rate flop) cells. Here are some thoughts, but before we rush off changing anything I'd like to invite comments so we don't introduce worse problems than we need to fix already.

First the loading issue which I think is straight forward. We had a choice in the implementation of the xbhr cells to save a couple of atoms at the expense of significantly inclreased loading on the tau signal. We chose to do that, which does not seem to be a problem for the lower powered cells and gives us best atom utilization. However, in the higher powered cells (which are huge anyway), the saving is minimal (hopefully we won't have huge numbers of them), but the loading becomes so great that even our most powerful emitter follower buffer (24s) can only fannout to 5 or 6 of them and meet the loading rules. I thus propose that we change the implementation of the higher powered cells (say 12s and above) to include the extra couple of atoms to buffer off this loading. No changes to the euterpe source netlist would be needed.

Unless these bigger cells turn out to be a problem to build (and I think they ought to be easier, routing wise) it seems clear that we should adopt this approach.

Second for the timing. Currently, topt assumes that only hr-hr paths are eligible for double cycle timing. An hr to regular flop may be, but that can only be determined algorithmically. The net effect of this is that in a typical pipeline of these cells, the last stage always has to pay the cost of an hr (and the associated tau fannout buffers) but still has to make single cycle timing. A proposal would be to change topt's algorithm to allow double timing on any net driven by an hr, and change the logic model for this cell so the output is only valid in the second cycle after it is loaded (putting out X in the intervening cycle). If we pass logic verification we can be sure nothing is relying on the data being available in the first clock even with our unit delay simulation environment. Now it is expected that there are places in the current design, where to deal with the fact that hr to flop only ever gets 1 cycle, one extra stage of hr has been added (where a flop would have done), and where as a result we have created a situation where we rely on the data in the first cycle. It would be important to consider if we know all these places, so that on making the proposed change we would not waste a lot of time debugging errors which were introduced.

So Topt would _always_ double time hr -> ff paths? Or would we want a switch to tel Topt explicitly which paths to double time and, default, single time such paths? This, latter, would be the conservative thing. We could time in the default mode intially. If we get timing violations in the hr -> ff paths then examine these and if X in the first cycle is okay add something to the (power.tab.local) file to let Topt know to double time this particular path.

Finally, there would be cases (write enables to the custom arrays) where it would not be acceptable to deliver X half of the time. These instances would have to be replaced by explicit flops with feedback.

Comments please . . .

-hopper

tbr

Sent:

Tuesday, September 20, 1994 12:07 AM

To:

'Mark Hofmann'

Cc:

'euterpe@aphrodite'

Subject:

Re: xbhr cells

Follow Up Flag: Follow up

Flag Status:

Red

Mark Hofmann wrote (on Mon Sep 19):

So Topt would _always_ double time hr -> ff paths? Or would we want a switch to tel Topt explicitly which paths to double time and, default, single time such paths? This, latter, would be the conservative thing. We could time in the default mode intially. If we get timing violations in the hr -> ff paths then examine these and if X in the first cycle is okay add something to the (power.tab.local) file to let Topt know to double time this particular path.

We could do it this way, but I think it's the case that any single cycle paths we have are caused by having to make the last cell in the chain an hr to provent the previous segment being single cycle. The main thing is to be sure the simulation environment is conservative enough no mistake can slip through.

Tim B. Robinson [tbr@aphrodite]

Sent:

Tuesday, September 20, 1994 12:07 AM

To: Cc: 'Mark Hofmann'
'euterpe@aphrodite'

Subject:

Re: xbhr cells

Mark Hofmann wrote (on Mon Sep 19):

So Topt would _always_ double time hr -> ff paths? Or would we want a switch to tel Topt explicitly which paths to double time and, default, single time such paths? This, latter, would be the conservative thing. We could time in the default mode intially. If we get timing violations in the hr -> ff paths then examine these and if X in the first cycle is okay add something to the (power.tab.local) file to let Topt know to double time this particular path.

We could do it this way, but I think it's the case that any single cycle paths we have are caused by having to make the last cell in the chain an hr to provent the previous segment being single cycle.

The main thing is to be sure the simulation enviornment is conservative enough no mistake can slip through.

From: Lisa Robinson [lisar@nosferatu]

Sent: Tuesday, September 20, 1994 12:13 AM

To: 'jeffm@nosferatu'

Cc: 'mws@nosferatu'; 'woody@nosferatu'; 'billz@nosferatu'; 'tbr@nosferatu'

Subject: exaligneasy

New dump in /n/rhodan/s3/euterpe/verilog/bsrc/exaliagneasy.*

Lisa R.

From: Sent:

Mark Semmelmeyer [mws@demeter] Tuesday, September 20, 1994 2:47 AM

To: Cc: Subject:

'Mark Hofmann' 'euterpe@demeter' Re: xbhr cells

hopper writes:

> So Topt would _always_ double time hr -> ff paths? Or would we want a switch

- > to tel Topt explicitly which paths to double time and, default, single > time such paths? This, latter, would be the conservative thing. We
- > could time in the default mode intially. If we get timing violations
- > in the hr -> ff paths then examine these and if X in the first cycle
- > is okay add something to the (power.tab.local) file to let Topt know
- > to double time this particular path.

For such a switch to be useful, we would have to be able to specify the path by source and destination to handle one part sourcing or receiving both 1 and 2 tick paths. For example, although one intuitive specification might be to let the source be tagged as a 1 or 2 tick path driver, it if were uniformly 1 tick then we would just change it into a flop (I am assuming flop vs hr would no longer affect the number of ticks in the incoming paths to the source part in this example). What kind of power.tab.local somethings did you have in mind? Regular expressions? are they too slow?)

mws

From: Sent:

Mark Hofmann [hopper@cyclops] Tuesday, September 20, 1994 5:36 AM

To: Subject: 'hardheads@cyclops' Database updates

Ηi,

In order to minimize the number of restarts we're going to batch our changes to the various proteus/euterpe timing, cap, dcload, pdl, layout, etc., etc. files. We settled on making these updates twice a day- at 10am and at 5pm. We started a bit late today, and still have one job remaking pdl in proteus/gards running (do a "chipq"- it's job ID 337). When that finishes we'll be done with the 10am release.

thanks, hopper

Mark Hofmann [hopper@boreas]

Sent:

Tuesday, September 20, 1994 8:49 AM

To: Cc: 'Mark Semmelmeyer' 'euterpe@demeter'

Subject:

Re: xbhr cells

Mark Semmelmeyer writes:

For such a switch to be useful, we would have to be able to specify the path by source and destination to handle one part sourcing or receiving both 1 and 2 tick paths. For example, although one intuitive specification might be to let the source be tagged as a 1 or 2 tick path driver, it if were uniformly 1 tick then we would just change it into a flop (I am assuming flop vs hr would no longer affect the number of ticks in the incoming paths to the source part in this example). What kind of power.tab.local somethings did you have in mind? Regular expressions? (Or are they too slow?)

I had something very simple in mind. Just the exact source and destination. I wanted to make it both easy for Topt and explicit to the user and designer so it would be clear just which paths were affected.

-hopper

Tom Laidig [tom@clio]

Sent:

Tuesday, September 20, 1994 10:03 AM

To:

'Bill Zuravleff'

Cc:

'hopper@boreas'; 'mws@demeter'; 'euterpe@demeter'

Subject:

Re: xbhr cells

Bill Zuravleff writes:

tbr, mws and hopper write:

...we would have to be able to specify the path by source and destination to handle one part sourcing or receiving both 1 and 2 tick paths.

In addition to being useful (required?) for topt, this info would be useful in the hdl netlist in order to determine which model of hr -- one whose output is good only after 2 ticks or one whose output is good after both one and two ticks -- to use to detect an algorithmic dependency on a one cycle path.

I don't understand how we can verify the functionality of such a system. If topt is told by some auxilliary file that some paths are 1-tick and others are 2-tick, how can we get verilog to understand this?

I think I like tbr's original suggestion much better: define, for the purposes of both verilog and topt, that xbhr cells take 2 ticks to produce a result. If some xbhr cell's output is used after 1 tick, then replace it with an explicit muxff cell. Verilog will tell us if we miss any of these.

Tom L

tbr

Sent:

Tuesday, September 20, 1994 11:05 AM

To:

'Mark Hofmann'

Cc:

'euterpe@demeter'; 'Mark Semmelmeyer'

Subject:

Re: xbhr cells

Follow Up Flag: Follow up

Flag Status:

Red

Mark Hofmann wrote (on Tue Sep 20):

Mark Semmelmeyer writes:

For such a switch to be useful, we would have to be able to specify the path by source and destination to handle one part sourcing or receiving both 1 and 2 tick paths. For example, although one intuitive specification might be to let the source be tagged as a 1 or 2 tick path driver, it if were uniformly 1 tick then we would just change it into a flop (I am assuming flop vs hr would no longer affect the number of ticks in the incoming paths to the source part in this example). What kind of power tab local somethings did you have in

mind? Regular expressions? (Or are they too slow?)

I had something very simple in mind. Just the exact source and destination. I wanted to make it both easy for Topt and explicit to the user and designer so it would be clear just which paths were affected.

I want something extremely simple too. We don't have time for complicated tweaking of every path.

Tim

Tim B. Robinson [tbr@aphrodite]

Sent:

Tuesday, September 20, 1994 11:05 AM

To:

'Mark Hofmann'

Cc:

'euterpe@demeter'; 'Mark Semmelmeyer'

Subject:

Re: xbhr cells

Mark Hofmann wrote (on Tue Sep 20):

Mark Semmelmeyer writes:

For such a switch to be useful, we would have to be able to specify the path by source and destination to handle one part sourcing or receiving both 1 and 2 tick paths. For example, although one intuitive specification might be to let the source be tagged as a 1 or 2 tick path driver, it if were uniformly 1 tick then we would just change it into a flop (I am assuming flop vs hr would no longer affect the number of ticks in the incoming paths to the source part in this example).

What kind of power.tab.local somethings did you have in mind? Regular expressions? (Or are they too slow?)

I had something very simple in mind. Just the exact source and destination. I wanted to make it both easy for Topt and explicit to the user and designer so it would be clear just which paths were affected.

I want something extremely simple too. We don't have time for complicated tweaking of every path.

Tim

Tim B. Robinson [tbr@aphrodite]

Sent:

Tuesday, September 20, 1994 11:15 AM

To:

Bill Zuravleff

Cc:

'euterpe@demeter'; 'hopper@boreas'; 'mws@demeter'

Subject:

Re: xbhr cells

Bill Zuravleff wrote (on Tue Sep 20):

tbr, mws and hopper write:

...we would have to be able to specify the path by source and destination to handle one part sourcing or receiving both 1 and 2 tick paths.

In addition to being useful (required?) for topt, this info would be useful in the hdl netlist in order to determine which model of hr -- one whose output is good only after 2 ticks or one whose output is good after both one and two ticks -- to use to detect an algorithmic dependency on a one cycle path.

You can't do that, unless we double up on the physical cess too. The reason is that when we come to simulate the LVS netlist there would be no indication of what is needed.

This whole situation is getting out of hand in my opinion. The reason for having these things at all is to save area where we are staging along major busses at half rate. Using them to save a few atoms here and there in control is a waste of time (of which we have all too little). By spending so much time on details we are likely to lose more area in a missed global optimization than we will save.

Tim

```
'geert@ghidra'
To:
Subject:
                      output of euterpe/verilog/bsrc/hc/.checkoutrc
Tue Sep 20 09:12:29 PDT 1994 (geert Tue, 20 Sep 1994 09:12:07 -0700)
euterpe/verilog/bsrc/hc
   [Release BOM (V37.0) in euterpe/verilog/bsrc/hc (Tue Sep 20 09:12:29 PDT 1994)]
         euterpe/verilog/bsrc/hc
                                                                    BOM 37.0
Dir
-27.2
         (genpim.pl)
35.1
         .checkoutrc
         Makefile
1.19
34.1
         genpim0.pl
32.3
         genpim1.pl
12.5
         gentst.pl
1.26
         hc.V
3.6
         hc.h
         hc.ut
8.5
17.1
         he buf 8.V
         hc_cmp6.V
6.1
         hc_control.pim
27.5
         hc_device.v
8.7
3.15
         hc_driver.V
         hc error. Veqn
4.1
12.1
         hc fifo8.V
         hc_fifo8ctrl.Veqn
12.1
3.10
         hc_ostate.pla
3.2
         hc parse. Veqn
         hc prbctrl.pla
3.6
         hc rxcrc. Veqn
3.1
3.3
         hc sdecode. Veqn
         hc_sid.Veqn
3.7
         hc_tagmatch.V
3.2
         hc_txcrc.Veqn
3.2
13.1
         hcinstantiate.h
27.2
         pimlib.pl
17.3
         power.tab.local
===> running euterpe/verilog/bsrc/hc/.checkoutrc (Tue Sep 20 09:12:36 PDT
1994) <===
# turn off pgroute
  -f nopgroute ] || touch nopgroute
# use padtiles
  -f usepadtiles ] || touch usepadtiles
# use pifpack
  -f usepifpack ] | touch usepifpack
 insert an instance of the clock tree
[ -f addclock ] | touch addclock
# Disable old dcell placement obstruction # [ -f gards/noobs ] || touch gards/noobs # #
Now do it . . .
gmake GARDS DISPLAY=clio:0.0 hc0-iter
gmake[1]: Entering directory
'/N/auspex/root/s10/chip/euterpe/verilog/bsrc/hc'
```

Buffalo Chip [chip@ghidra]

Tuesday, September 20, 1994 11:22 AM

From:

Sent:

```
cat /n/auspex/s10/chip/euterpe/proteus/verilog/dxlib/xlib.config
/n/auspex/s10/chip/euterpe/proteus/verilog/dclib/clib.config
/n/auspex/s10/chip/euterpe/proteus/verilog/delib/elib.config > v2e.config
CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/bin/v2e -host staypuft -f vfiles -o hc0.v2e -y ../io -y
/n/auspex/s10/chip/euterpe/proteus/verilog/mlib
+libext+.v -y /n/auspex/s10/chip/euterpe/proteus/verilog/dxlib -y
/n/auspex/s10/chip/euterpe/proteus/verilog/dclib -y
/n/auspex/sl0/chip/euterpe/proteus/verilog/delib
V2E 1.0a
         Sep 20, 1994 09:09:44
  * Copyright Cadence Design Systems Inc.
        All Rights Reserved.
                                    Licensed Software.
  * Confidential and proprietary information which is the *
* property of Cadence Design Systems Inc. *
Compiling source file "hc.v"
Compiling source file "hc_tagmatch.v"
Compiling source file "hc_cmp6.v"
Compiling source file "hc_fifo8.v"
Compiling source file "hc buf_8.v"
Compiling source file "hc ostate.v"
Compiling source file "hc prbctrl.v"
Compiling source file "hc_sdecode.v"
Compiling source file "hc_txcrc.v"
Compiling source file "hc_sid.v"
Compiling source file "hc_parse.v"
Compiling source file "hc_rxcrc.v"
Compiling source file "hc_fifo8ctrl.v"
Compiling source file "hc error.v"
Scanning library directory "../io"
Scanning library directory
"/n/auspex/s10/chip/euterpe/proteus/verilog/mlib"
Scanning library directory
"/n/auspex/s10/chip/euterpe/proteus/verilog/dxlib"
Scanning library directory
"/n/auspex/s10/chip/euterpe/proteus/verilog/dclib"
Warning! library directory
"/n/auspex/s10/chip/euterpe/proteus/verilog/delib" was specified but not needed.
Highest level modules:
hc
Reading configuration file v2e.config ....
Processing configuration file ....
Translating Verilog source ....
Writing output to hc0.v2e ....
0 warnings
            0 errors
End of V2E 1.0a
                  Sep 20, 1994 09:11:01
CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/bin/emerge -f -R -p emerge.tab -e hc0.v2e -o hc0.edif -O
hc0.emerge.log -I ../cg/cgclockbias.v2e cgclockbias
Running emerge compiled on Sun Sep 18 12:32:16 PDT 1994
    Consuming edif file hc0.v2e
      Found edif structure: HCO_46_V2E
    Flattening edif;
      flattened 1119 instances;
                                    created 1508 nets in HC0_46_V2E
    Reading Edif file for instance placement: ../cg/cgclockbias.v2e
    Consuming power table information file emerge.tab
      Performing Edif Transformations...
Warning! Port PHI_A2P already top level.
Warning! Port PHI_B2P already top level.
    Disgorging edif file hc0.edif
      Writing edif structure: hc0_46_edif
Memory usage: 7.043MB
# Get an initial sdl file. A manhatten approximation will be used # gmake
GARDS DISPLAY=clio:0.0 CYCLETIME=895 gards/hc0-pass2.sdl
gmake[2]: Entering directory
```

```
\N/auspex/root/s10/chip/euterpe/verilog/bsrc/hc'
CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/bin/topt -p
/n/auspex/s10/chip/euterpe/proteus/misc/power.tab -p power.tab.local -h
/n/auspex/s10/chip/euterpe/proteus/leafgen/dcload/dcload.lib -h
/n/auspex/s10/chip/euterpe/proteus/exlax/dcload/dcload.lib -h
/n/auspex/s10/chip/euterpe/proteus/custom/dcload/dcload.lib -g
/n/auspex/s10/chip/euterpe/proteus/leafgen/toptList -g
/n/auspex/s10/chip/euterpe/proteus/exlax/toptList -g
/n/auspex/s10/chip/euterpe/proteus/custom/toptList \
      -A /n/auspex/s10/chip/euterpe/proteus/leafgen/caps/cap.lib -A
/n/auspex/s10/chip/euterpe/proteus/exlax/caps/cap.lib -A
/n/auspex/s10/chip/euterpe/proteus/custom/caps/cap.lib \
      -H /n/auspex/s10/chip/euterpe/proteus/leafgen/time/tim.lib -H
/n/auspex/s10/chip/euterpe/proteus/custom/time/tim.lib -d
/n/auspex/s10/chip/euterpe/proteus/exlax/time/tim.lib \
      -1 895 \
      -e hc0.edif \
      -k hc0-pass1.strength -B gards/hc0-pass1.sdl -s gards/hc0-pass1.stat -O gards/hc0-
pass1.topt.log \
      -z 2 -M mobimos -R -t 50 -b 10 -a 24 -0 -F
Running topt compiled on Sun Sep 18 19:32:36 GMT 1994
Processing a: Mobimos, Flop/Latch design
    Consuming edif file hc0.edif
      Found edif structure: hc0_46_edif
    Flattening edif;
      HC already flat.
                               found 2846 nets in hc0_46_edif
      found 1120 instances;
    Consuming power table information file
/n/auspex/s10/chip/euterpe/proteus/misc/power.tab
    Consuming power table information file power.tab.local
      Reading Stats file
/n/auspex/s10/chip/euterpe/proteus/leafgen/stats.ecl
      Reading Stats file
/n/auspex/s10/chip/euterpe/proteus/leafgen/stats.cmos
      Reading Stats file /n/auspex/s10/chip/euterpe/proteus/exlax/stats.ea
      Reading Stats file
/n/auspex/s10/chip/euterpe/proteus/custom/stats.ecl
      Reading Legal Cell List file
/n/auspex/s10/chip/euterpe/proteus/leafgen/toptList
      Reading Legal Cell List file
/n/auspex/s10/chip/euterpe/proteus/exlax/toptList
ReadLegalCellFile: Warning! No atoms info for ealnf36s9x4a
      Reading Legal Cell List file
/n/auspex/s10/chip/euterpe/proteus/custom/toptList
      Performing Edif Transformations...
Reading DC Loads file
/n/auspex/s10/chip/euterpe/proteus/leafgen/dcload/dcload.lib
      Reading DC Loads file
/n/auspex/s10/chip/euterpe/proteus/exlax/dcload/dcload.lib
      Reading DC Loads file
/n/auspex/s10/chip/euterpe/proteus/custom/dcload/dcload.lib
      Reading intrinsic delays from
/n/auspex/s10/chip/euterpe/proteus/exlax/time/tim.lib
      Reading pin cap values from
/n/auspex/s10/chip/euterpe/proteus/leafgen/caps/cap.lib
Reading pin cap values from /n/auspex/s10/chip/euterpe/proteus/exlax/caps/cap.lib
Reading pin cap values from /n/auspex/s10/chip/euterpe/proteus/custom/caps/cap.lib
                                                           Cell cgclockbias not on legal
    Status information in gards/hc0-pass1.stat Warning!
      Any gate in it's path is not AC power optimized
      No swing calculations will be performed Warning! Cell scsynchll not on legal cell
```

list.

Any gate in it's path is not AC power optimized
No swing calculations will be performed
Pruning flattened network of unused instances... 31 pruned in 2 passes.

Checking/Setting swing values...
Found 16 Warnings! Please check stat file!

Reading Cap/Delay table file
/n/auspex/s10/chip/euterpe/proteus/leafgen/time/tim.lib
Reading Cap/Delay table file

/n/auspex/s10/chip/euterpe/proteus/custom/time/tim.lib
Warning! Cell cache at line 4 is not in legal cell list Warning! Cell cahalf at line 10
is not in legal cell list Warning! Cell cr at line 13 is not in legal cell list Warning!
Cell ctag at line 20 is not in legal cell list Warning! Cell gtlb at line 23 is not in
legal cell list Warning! Cell sccgbfr0 at line 52 is not in legal cell list Warning!
Cell scsof3v3 at line 188 is not in legal cell list

Connecting floating differential inputs to net vref_0ph...
Connected 0 inputs to net vref_0ph...
DC Load checks only for cell(s):

eawwlvref56s7x4a eawwlvref20s10x1a eawwlvref16s2x4a xbc01df32s xbc01df24s xbc01df16s xbc01df12s xbc01df8s xbc01df6s xbc01df4s xbc01df2s xbc01 xbcmos2ecldf16s xbcmos2ecldf12s xbcmos2ecldf8s

xbcmos2ecldf4s xbcmos2ecldf2s xbcmos2ecl Warning! No CKFI AD1PH pin capacitance data for cgclockbias Warning! No CKFI_BD1PH pin capacitance data for cgclockbias Warning! No CKRI_AD1PH pin capacitance data for cgclockbias Warning! No CKRI_BD1PH pin capacitance data for cgclockbias Warning! No CLR_ABM<8> pin capacitance data for cgclockbias Warning! No CLR ABM<7> pin capacitance data for cgclockbias Warning! No CLR ABM<6> pin capacitance data for cgclockbias Warning! No CLR_ABM<5> pin capacitance data for cgclockbias Warning! No CLR ABM<4> pin capacitance data for cgclockbias Warning! No CLR ABM<3> pin capacitance data for cgclockbias Warning! No CLR_ABM<2> pin capacitance data for cgclockbias Warning! No CLR_ABM<1> pin capacitance data for cgclockbias Warning! No CLR_ABM<0> pin capacitance data for cgclockbias Warning! No PHI_ANM<8> pin capacitance data for cgclockbias Warning! No PHI_ANM<7> pin capacitance data for cgclockbias Warning! No PHI_ANM<6> pin capacitance data for cgclockbias Warning! No PHI_ANM<5> pin capacitance data for cgclockbias Warning! No PHI_ANM<4> pin capacitance data for cgclockbias Warning! No PHI_ANM<3> pin capacitance data for cgclockbias Warning! No PHI_ANM<2> pin capacitance data for cgclockbias Warning! No PHI ANM<1> pin capacitance data for cgclockbias Warning! No PHI_ANM<0> pin capacitance data for cgclockbias Warning! No PHI_BNM<8> pin capacitance data for cgclockbias Warning! No PHI_BNM<7> pin capacitance data for cgclockbias Warning! No PHI BNM<6> pin capacitance data for cgclockbias Warning! No PHI BNM<5> pin capacitance data for cgclockbias Warning! No PHI BNM<4> pin capacitance data for cgclockbias Warning! No PHI BNM<3> pin capacitance data for cgclockbias Warning! No PHI_BNM<2> pin capacitance data for cgclockbias Warning! No PHI_BNM<1> pin capacitance data for cgclockbias Warning! No PHI_BNM<0> pin capacitance data for cgclockbias Warning! No RD_BM<8> pin capacitance data for cgclockbias Warning! No RD_BM<7> pin capacitance data for cgclockbias Warning! No RD_BM<6> pin capacitance data for cgclockbias Warning! No RD_BM<5> pin capacitance data for cgclockbias Warning! No RD BM<4> pin capacitance data for cgclockbias Warning! No RD BM<3> pin capacitance data for cgclockbias Warning! No RD_BM<2> pin capacitance data for cgclockbias Warning! No RD BM<1> pin capacitance data for cgclockbias Warning! No RD BM<0> pin capacitance data for cgclockbias Warning! No SI_AM<8> pin capacitance data for cgclockbias Warning! No SI AM<7> pin capacitance data for cgclockbias Warning! No SI AM<6> pin capacitance data for cgclockbias Warning! No SI AM<5> pin capacitance data for cgclockbias Warning! No SI AM<4> pin capacitance data for cgclockbias Warning! No SI_AM<3> pin capacitance data for cgclockbias Warning! No SI_AM<2> pin capacitance data for cgclockbias Warning! No SI_AM<1> pin capacitance data for cgclockbias Warning! No SI_AM<0> pin capacitance data for cgclockbias Warning! No VFFMAX pin capacitance data for cgclockbias Warning! No VFFMIN pin capacitance data for cgclockbias Warning! No VFFNOM pin capacitance data for cgclockbias Warning! No VFFREFMAX pin capacitance data for cgclockbias Warning! No VFFREFMIN pin capacitance data for cgclockbias Warning! No VFFREFNOM pin capacitance data for cgclockbias Warning! No VFFREFVAR pin capacitance data for cgclockbias Warning! No VFFVAR pin capacitance data for cgclockbias Warning! No VRRG<2> pin capacitance data for cgclockbias Warning! No VRRG<1> pin capacitance data for cgclockbias Warning! No VRRG<0> pin capacitance data for cgclockbias Warning! No XFER BM<8> pin capacitance data for cgclockbias Warning! No XFER_BM<7> pin capacitance data for cgclockbias Warning! No XFER_BM<6> pin capacitance data for cgclockbias Warning! No XFER_BM<5> pin capacitance data for cgclockbias Warning! No XFER_BM<4> pin capacitance data for cgclockbias Warning! No XFER BM<3> pin capacitance data for cgclockbias Warning! No XFER BM<2> pin capacitance

data for cgclockbias Warning! No XFER_BM<1> pin capacitance data for cgclockbias Warning! No XFER_BM<0> pin capacitance data for cgclockbias Warning! No PHI_A2P pin capacitance data for scsynchll Warning! No PHI_B2P pin capacitance data for scsynchll Warning! No D0_AD0PF pin capacitance data for scsynchll Warning! No D0_AND0PF pin capacitance data for scsynchll

Ignoring these nets: PHI B2P PHI A2P vref Oph Optimizing power... Iteration: 1 Path power optimizer ERROR! 3 paths exceeded cycle time. Check status file. DC Load Calculations Unpowered Instance check: 11 found. Iteration: 2 Path power optimizer Check status file. ERROR! 3 paths exceeded cycle time. DC Load Calculations Unpowered Instance check: 10 found. Iteration: 3 Path power optimizer ERROR! 3 paths exceeded cycle time. Check status file. DC Load Calculations Unpowered Instance check: 10 found. Squeezing out extra time in paths. Iteration: 4 Path power optimizer ERROR! 3 paths exceeded cycle time. Check status file. DC Load Calculations Unpowered Instance check: 10 found. Iteration: 5 Path power optimizer ERROR! 3 paths exceeded cycle time. Check status file. DC Load Calculations Unpowered Instance check: 10 found. Iteration: 6 Path power optimizer ERROR! 3 paths exceeded cycle time. Check status file. DC Load Calculations Unpowered Instance check: 10 found. Savings by squeezing out extra time = (6063 - 6081) = -0.30% Change from original input power = (6081 - 80) = 98.68% Warning! 10 unpowered or untouched instances. NOTE: 694 unpowered nets. NOTE: 55 nets with delays less than 50.00ps NOTE: Power levels changed for 1060 instances. count atom bjt Atoms: isrc pld clock BJT Totals: 1089 8946 19307 12595 12234 6228 Generating instance drive strength file hc0-pass1.strength Disgorging sdl file gards/hc0-pass1.sdl Writing sdl structure: hc0_46_edif Memory usage: 26.402MB Exit code would be 2 (Failed Max Timing), but is forced to 0 CHIPROOT=/n/auspex/s10/chip/euterpe /n/auspex/s10/chip/euterpe/tools/bin/pdlcat -p /n/auspex/s10/chip/euterpe/clockbias:/n/auspex/s10/chip/euterpe/gards/dcel 1:/n/auspex/s10/chip/euterpe/proteus/gards/leaf:/n/auspex/s10/chip/euterpe

/proteus/gards/sofa:/n/auspex/s10/chip/euterpe/proteus/gards/dcell `grep -v '^#' < hc0-

```
passl.strength | awk '{print $4;}' | sort | uniq | awk '{printf ("%s.pdl ", $1)}'` >
gards/hc0-pass1macros.temp mv gards/hc0-pass1macros.temp gards/hc0-pass1macros.pd1
**** SLNET hc0-pass1
Tue Sep 20 09:16:49 PDT 1994
sed -e 's!DESIGN NAME!hc0-pass1!' -e "s!EDIF_FILE!hc0-pass1.sdl!" -e 's!
CHIPROOT!/n/auspex/s10/chip/euterpe!' -e 's!TECH_GPLACE!gplace.mobi234!' -e 's!TECH_REDIT!
redit.mobi234!' < /n/auspex/s10/chip/euterpe/proteus/misc/gards.vrf > gards/hc0-pass1.vrf
echo "cd `abspath`/gards; \
      echo translate all | HOME=/n/auspex/s10/chip/euterpe/tools
LM LICENSE_FILE=/n/auspex/s10/chip/euterpe/tools/s1/license/license.dat
DISPLAY=clio:0.0 SL_TOTAL_DURATION=500 CHIPROOT=/n/auspex/sl0/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/s1/net/dir/slnet hc0-pass1" | /usr/local/bin/rexec
 ** SLNET 1.037 ** SL_NET V1.000 -- Netlist Manipulator Copyright (c) 1993,1994 SILVAR-
LISCO. All rights reserved.
Design: hc0-pass1 Started at: 94/09/20 09:16:52
 Loading file "hc0-pass1.sdl".
    [XBC01DF12S]
    [XBC01DF24S]
    [XBCMOS2ECLDF2S]
    [XBCMOS2ECLDF4S]
    [XBBUFDF16S]
    [XBFFBDF32S]
    [XBFFDF24S]
    [XBFFBDH12S]
    [XBFFDH24S]
    [XBFFDH3S]
    [XBFFDH4S]
    [XBFFDH16S]
    [XBFFDH2S]
    [XBFFDF2S]
    [XBFFDF4S]
    [XBFFDF6S]
    [XBFFDF8S]
    [XBFFDF32S]
    [XBFFDF12S]
    [XBFFDF16S]
    [XBOR3DF6S]
    [XBOR3DF8S]
    [XBOR3DF4S]
    [XBOR3DF2S]
    [XBOR11DF4S]
    [XBORFF5DF24S]
    [XBORFF5DH6S]
    [XBORFF5DH12S]
    [XBORFF5DF32S]
    [XBORFF5DF4S]
    [XBORFF5DF8S]
    [XBORFF2DH8S]
    [XBORFF2DF2S]
    [XBORFF2DF24S]
    [XBORFFB2DH4S]
    [XBORFF2DH4S]
    [XBORFF2DH16S]
    [XBORFFB2DH16S]
    [XBORFFB2DH24S]
    [XBORFF2DH24S]
    [XBORFF2DF12S]
    [XBORFF2DF8S]
    [XBORFF2DF4S]
    [XBORFF2DF6S]
    [XBMUXFF2DF12S]
    [XBMUXFF2DF4S]
    [XBMUXFFB2DH8S]
```

[XBMUXFF2DH12S]

- [XBMUXFF2DF8S]
- [XBMUXFF2DH2S]
- [XBMUXFF2DH3S]
- [XBMUXFF2DH4S]
- [XBMUXFF2DH6S]
- [XBOR4DF6S]
- [XBOR4DF4S]
- [XBOR4DF16S]
- [XBOR4DF8S]
- [XBOR4DF2S]
- [XBOR5DF12S]
- [XBOR5DF16S]
- [XBOR5DF4S]
- [XBOR5DF2S]
- [XBOR5DF6S]
- [XBOR5DF8S]
- [XBOR6DF16S]
- [XBOR6DF6S]
- [XBOR6DF12S]
- [XBOR6DF2S]
- [XBOR6DF4S]
- [XBOR7DF2S]
- [XBOR7DF16S]
- [XBOR7DF4S]
- [XBOR7DF6S]
- [XBOR8DF4S]
- [XBOR8DF8S]
- [XBOR8DF12S]
- [XBOR8DF2S]
- [XBOR9DF8S]
- [XBOR9DF4S]
- [XBOR10DF4S]
- [XBOR2DF2S]
- [XBOR2DF4S]
- [XBORFFB3DH4S]
- [XBORFF3DF12S]
- [XBORFF3DF24S]
- [XBORFF3DF32S]
- [XBORFF3DH2S]
- [XBORFF3DF6S]
- [XBORFF3DF16S]
- [XBORFF3DF8S]
- [XBORFF3DF4S]
- [XBORFF3DH8S]
- [XBORFF7DF4S]
- [XBORFF7DF12S]
- [XBORFFB7DF12S]
- [XBORFF7DF2S]
- [XBORFF4DH6S]
- [XBORFF4DF16S]
- [XBORFF4DH2S]
- [XBORFFB4DH24S]
- [XBORFF4DF24S]
- [XBORFF4DF6S]
- [XBORFF9DH6S]
- [XBORFF17DH6S] [XBORFF6DH4S]
- [XBORFF6DF6S]
- [XBORFF6DF4S]
- [XBORFF13DF24S] [XBORFF11DF24S]
- [XBORFF8DF24S]
- [XBORFF8DF32S]
- [XBMUXFF8DF4S]
- [XBMUXFF8DH3S] [XBXOR2DF4S]
- [XBMUXFF4DF4S]
- [XBMUXFF4DH3S]

```
[XBMUXFF6DH24S]
    [XBMUXFF9DF6S]
    [XBMUXFF3DH24S]
    [XBBUFDF2S]
    [XBBUFDH16S]
    [SCSYNCHLL]
    [CGCLOCKBIAS]
    [HC]
** Warning: No nets connected to component CGCLOCKBIAS.
Translating...
[XBC01DF12S]
[XBC01DF24S]
[XBCMOS2ECLDF2S]
[XBCMOS2ECLDF4S]
[XBBUFDF16S]
[XBFFBDF32S]
[XBFFDF24S]
[XBFFBDH12S]
[XBFFDH24S]
[XBFFDH3S]
[XBFFDH4S]
[XBFFDH16S]
[XBFFDH2S]
[XBFFDF2S]
[XBFFDF4S]
[XBFFDF6S]
[XBFFDF8S]
[XBFFDF32S]
[XBFFDF12S]
[XBFFDF16S]
[XBOR3DF6S]
[XBOR3DF8S]
[XBOR3DF4S]
[XBOR3DF2S]
[XBOR11DF4S]
[XBORFF5DF24S]
[XBORFF5DH6S]
[XBORFF5DH12S]
[XBORFF5DF32S]
[XBORFF5DF4S]
[XBORFF5DF8S]
[XBORFF2DH8S]
[XBORFF2DF2S]
[XBORFF2DF24S]
[XBORFFB2DH4S]
[XBORFF2DH4S]
[XBORFF2DH16S]
[XBORFFB2DH16S]
[XBORFFB2DH24S]
[XBORFF2DH24S]
[XBORFF2DF12S]
[XBORFF2DF8S]
[XBORFF2DF4S]
[XBORFF2DF6S]
[XBMUXFF2DF12S]
[XBMUXFF2DF4S]
[XBMUXFFB2DH8S]
[XBMUXFF2DH12S]
[XBMUXFF2DF8S]
[XBMUXFF2DH2S]
[XBMUXFF2DH3S]
[XBMUXFF2DH4S]
[XBMUXFF2DH6S]
[XBOR4DF6S]
[XBOR4DF4S]
[XBOR4DF16S]
[XBOR4DF8S]
```

[XBOR4DF2S]

[XBOR5DF12S] [XBOR5DF16S] [XBOR5DF4S] [XBOR5DF2S] [XBOR5DF6S] [XBOR5DF8S] [XBOR6DF16S] [XBOR6DF6S] [XBOR6DF12S] [XBOR6DF2S] [XBOR6DF4S] [XBOR7DF2S] [XBOR7DF16S] [XBOR7DF4S] [XBOR7DF6S] [XBOR8DF4S] [XBOR8DF8S] [XBOR8DF12S] [XBOR8DF2S] [XBOR9DF8S] [XBOR9DF4S] [XBOR10DF4S] [XBOR2DF2S] [XBOR2DF4S] [XBORFFB3DH4S] [XBORFF3DF12S] [XBORFF3DF24S] [XBORFF3DF32S] [XBORFF3DH2S] [XBORFF3DF6S] [XBORFF3DF16S] [XBORFF3DF8S] [XBORFF3DF4S] [XBORFF3DH8S] [XBORFF7DF4S] [XBORFF7DF12S] [XBORFFB7DF12S] [XBORFF7DF2S] [XBORFF4DH6S] [XBORFF4DF16S] [XBORFF4DH2S] [XBORFFB4DH24S] [XBORFF4DF24S] [XBORFF4DF6S] [XBORFF9DH6S] [XBORFF17DH6S] [XBORFF6DH4S] [XBORFF6DF6S] [XBORFF6DF4S] [XBORFF13DF24S] [XBORFF11DF24S] [XBORFF8DF24S] [XBORFF8DF32S] [XBMUXFF8DF4S] [XBMUXFF8DH3S] [XBXOR2DF4S] [XBMUXFF4DF4S] [XBMUXFF4DH3S] [XBMUXFF6DH24S] [XBMUXFF9DF6S] [XBMUXFF3DH24S] [XBBUFDF2S] [XBBUFDH16S]

Netlist Info :

[SCSYNCHLL]
[CGCLOCKBIAS]

[HC]

Number of logic types : 123
Number of nets : 2302
Number of components : 1089
Number of component pins : 10875
Number of pins/comp : 9.986226
Number of nets/comp : 2.113866

Size estimation :

| # inst | size/inst | total TYPE size _____ | 1 | 1 | XBORFF2DF8S | 6 | 1 | XBMUXFFB2DH8S | 1 XBOR3DF8S | 1 | 1 | XBOR5DF12S XBOR8DF4S | 1 | 2 2 | 1 XBOR6DF2S | 1 4 XBORFFB2DH4S XBORFF3DF16S | 3 | 1 | 3 | XBORFF17DH6S | 1 | XBORFF3DF4S | 1 | 3 XBFFDF4S | 1 | XBOR10DF4S | 1 | 1 | XBOR3DF6S XBCMOS2ECLDF4S | 16 | 1 16 XBOR5DF8S | 2 | 1 | 2 | XBOR8DF2S | 1 | 1 1 | XBBUFDF16S 1 | 3 | 3 | 1 XBORFF2DH4S | 6 · 6 | XBMUXFF2DF12S | 1 | 1 | XBFFDF6S **]** 5 | 1 | 5 XBORFF5DF4S | 2 | 1 | 2 | XBOR5DF6S XBMUXFF2DH6S | 3 | 1 | 3 22 1 | XBOR3DF4S 22 | 1 | XBORFF2DF24S | 1 1 XBORFF11DF24S 2 | 1 2

1	XBOR4DF16S	3 1	3
1	XBORFF2DF6S	1 1	1
1	XBORFF2DH24S	1 1	1
1	XBMUXFF9DF6S	3 1	3
1	XBMUXFF2DF8S	3 1	3
ı	XBFFBDF32S	1 1	1
1	XBFFDH24S	1 1	1
1	XBFFDH3S	9 1	9
ı	XBFFDF8S	4 1	4
1	XBORFF7DF4S	1 1	1
1	XBORFF8DF32S	1 1	1
1	XBOR5DF4S	2 1	2
1	XBOR9DF8S	1 1	1
ı	XBORFF3DF12S	3 1	3
1	XBOR3DF2S	54 1	54
ı	SCSYNCHLL	9 1	9
1	XBOR7DF6S	2 1	2
ı	XBORFF6DH4S	1 1) 1
1	XBOR6DF16S	4 1	4
1	XBORFF13DF24S	4 1	4
1	XBORFFB7DF12S	1 1	1
' 	XBBUFDH16S	2 1	2
' 	XBORFF4DF24S	3 1	3
1	XBORFF4DF6S	15 1	15
1	XBORFF2DH8S	1 1	1
ı	XBFFDF12S	9 1	9
ŀ	XBORFF3DH2S	2 1	2
1	XBMUXFF2DH2S	200 1	200
i	XBOR7DF4S	4 1	4
	XBXOR2DF4S	48 1	48
1	XBOR5DF2S	9 1	\ 9
ı	XBORFF5DH6S	1 1	1
	XBCMOS2ECLDF2S	4 1	4
· 	XBORFFB2DH16S	1 1	1

ı		XBORFF6DF6S		8		1	1	8
1		XBFFBDH12S		2		1		2
1		XBORFF3DF32S		1		1	1	1
ı	ļ	XBORFF7DF2S		8	1	1	Į	8
1	[XBORFF2DF4S		30	ļ	1	l	30
1		XBFFDF16S	1	2	1	1	1	2
1		XBOR7DF2S		1		1		1
1		XBOR6DF12S		8		1	ł	8
1		XBORFF7DF12S		1		1	1	1
' 		XBORFF3DF8S		4		1	1	4
ı	١	XBOR9DF4S	1	2	ł	1	ì	2
ı I	j	XBOR4DF8S	1	30		1	1	30
1		XBMUXFF2DF4S		4		1	1	4
1		XBORFFB3DH4S		1		1	İ	1
1		XBORFF4DF16S		2		1	1	2
ı		XBORFF8DF24S		2]	1	١	2
1	1	XBBUFDF2S	1	16	١	1	1	16
1		XBORFF9DH6S		1		1		1
ı		XBFFDF24S		4		1		4
ı		XBFFDH16S		4		1		4
ı	1	XBFFDH2S		14	1	1	1	14
1	1	XBMUXFF6DH24S	1	9		1	ļ	9
1		XBORFF5DF32S	1	1		1	}	1
1		XBOR4DF6S	1	2	1	1		2
' 1	1	XBOR11DF4S		5	1	1		5
1		XBOR8DF12S		1		1	1	1
' 		XBOR2DF4S	1	21		1	İ	21
' 		XBORFF5DF8S		1	1	1	1	1
 	1	XBC01DF12S	1	1	1	1		1
ı		XBORFF5DH12S	1	1	i	1		1
1	-	CGCLOCKBIAS		1	}	1	1	1
i I		XBORFF2DH16S		1	1	1		1
ı I		XBMUXFF4DF4S		8	1	1		8
ı		XBMUXFF2DH3S	1	82	1	1	1	82
- 1								

	TOTAL	1089	1	1089
l +				
	XBFFDF2S	2] 1	2
<u> </u>	XBORFF4DH2S	7	1	7
<u> </u>	XBMUXFF3DH24S	32	1	32
	XBFFDH4S	5	1	5
	XBORFF3DH8S	1	1	1
	XBMUXFF2DH4S	64	1	64
	XBMUXFF8DH3S	7	1	7
1	XBORFF5DF24S	2	1	2
	XBOR7DF16S	1	1	1
1	XBMUXFF8DF4S	8	1	8
	XBC01DF24S	2	1	2
	XBORFF4DH6S	11] 1	11
	XBOR6DF4S	5	1	5
1	XBOR4DF2S	46	1	46
	XBMUXFF4DH3S	1	1] 1
	XBMUXFF2DH12S	6	1	6
1	XBORFF3DF6S	3	1	3
	XBORFFB4DH24S	1	1	1
1	XBORFF3DF24S	1	1	1 1
	XBOR5DF16S	1	1	1
	XBOR2DF2S	59	1	59
1	XBORFF2DF12S	12	1	12
İ	XBOR4DF4S	3	1	3
	XBOR8DF8S	1	1	1
	XBOR6DF6S	2	1	2
	XBORFF6DF4S	1	1	1
	XBORFF2DF2S	2	1	2
ļ	XBORFFB2DH24S XBFFDF32S	2	1	2
	l veodreponuove	2	1	2

Warning : No "SL_SIZE" attributes found on the cells!

Default size (1) was used for all cells.

```
To change this default add an attribute "SL_SIZE" to the cells.
slnet > 09:17:09 Terminating Normally on 94/09/20
         Elapsed CPU time 00:00:15
         Elapsed wall time 00:00:17
End of Program
Normal Termination ...
Tue Sep 20 09:17:09 PDT 1994
**** PCOMP hc0-pass1
Tue Sep 20 09:17:10 PDT 1994
sed -e 's!DESIGN_NAME!hc0-pass1!' -e "s!EDIF_FILE!hc0-pass1.sdl!" -e 's!
CHIPROOT!/n/auspex/s10/chip/euterpe!' -e 's!TECH_GPLACE!gplace.mobi234!' -e 's!TECH_REDIT!
redit.mobi234!' < /n/auspex/s10/chip/euterpe/proteus/misc/gards.vrf > gards/hc0-pass1.vrf
rm -f gards/hc0-pass1.dff (echo "cd abspath /gards; \
      HOME=/n/auspex/s10/chip/euterpe/tools
LM LICENSE FILE=/n/auspex/s10/chip/euterpe/tools/s1/license/license.dat
DISPLAY=clio:0.0 SL_TOTAL_DURATION=500 CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/s1/bin/invoke pcomp hc0-pass1 -listing hc0-
passl.pcomp.lis" | /usr/local/bin/rexec ghidra sh && sleep 10 && \
            HOME=/n/auspex/s10/chip/euterpe/tools
LM LICENSE FILE=/n/auspex/s10/chip/euterpe/tools/s1/license/license.dat
DISPLAY=clio:0.0 SL TOTAL DURATION=500 CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/bin/gastatus -ds gards/hc0-passl ) || (mv gards/hc0-
pass1.pcomp.lis gards/hc0-pass1.pcomp.lis.ERROR; false)
Requires a minimum license of gardsfel_3 or gardsl_3 .
Applicable licenses available at your installation :
                         gardsconfig 3
Checked out one user token of a gardsconfig_3 license.
GARDS PCOMP 7.119 -- Physical Compiler
Copyright (c) 1994 SILVAR-LISCO. All rights reserved.
Design: hc0-pass1
                     Started at: 94/09/20 09:17:15
PCOMP Version 7.1.19 of April 29, 1994
Processing Logic description: HC
Processing Expansion level: SLNET
... Start of netlist processing.
... Circuit name: HC
... Processing CDL.
... CHIPNAME: SOFA;
... Processing header of user PDL.
... PHYSICALLIB: PBUILD;
... Processing header of system PDL.
... PHYSICALLIB: PBUILD;
... Processing rest of user PDL.
... Processing rest of system PDL.
... Processing TDL.
... TECHNOLOGYLIB: SOFA;
... Computed Grid_Size = 1000
... Final Processing.
... Successful physical compilation (with warnings).
>>> Loading logical netlist.
... Successful completion. GARDS design file created.
                        : 94/09/20 09:17:27
Terminated at
Elapsed CPU time
                            0 Hrs 0 Mins
Elapsed wall clock time : 0 Hrs
                                   0 Mins 12 Secs
Tue Sep 20 09:17:38 PDT 1994
HOME=/n/auspex/s10/chip/euterpe/tools
LM LICENSE_FILE=/n/auspex/s10/chip/euterpe/tools/s1/license/license.dat
DISPLAY=clio:0.0 SL TOTAL DURATION=500 CHIPROOT=/n/auspex/sl0/chip/euterpe
```

```
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif hc0-pass1.pim -xrf gards/hc0-pass1.xrf -dff
gards/hc0-passl.dff -noHole \
      -obstructionPdl /n/auspex/sl0/chip/euterpe/gards/sofa/sofa.pdl \
      -obstructionCdl /n/auspex/s10/chip/euterpe/gards/sofa/sofa.cdl \
      -libraryPdl gards/hc0-pass1macros.pdl -ecl -tech mobi -sdl \
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif: Preparing input files...
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif: Reading
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.pdl..
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif: Reading gards/hc0-passl.dff...
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif: Fetching bounding box from
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.cdl...
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif: Checking
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.cdl for fixed obstructions...
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif: Checking
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.cdl for Ecl obstructions...
cat: write error: Broken pipe
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif: Processing the hc0-pass1.pim file...
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: 52 rows (52 non-empty) ...spanning 28
columns (28 maximum cells/row) ...for a total of 1088 cells were written to hco-
pass1.pim.pif.0'.
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: (1914, 491) to (2344,
653) [215 by 54 ECL atoms]
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: 8946 ECL atoms placed in 11610 [-430
obstructions] atom area [80.02% dense]
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: WARNING: Potential errors, check warnings
file 'hc0-pass1.pim.warn'
#pim2pif.ex Version 0.2.14 Tue Sep 13 17:03:51 PDT 1994 mv hc0-pass1.pim.warn gards
HOME=/n/auspex/s10/chip/euterpe/tools
LM LICENSE FILE=/n/auspex/s10/chip/euterpe/tools/s1/license/license.dat
DISPLAY=clio:0.0 SL TOTAL DURATION=500 CHIPROOT=/n/auspex/sl0/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/bin/pifpack hc0-pass1.pim.pif -obstructionPdl
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.pdl \
            -obstructionCdl
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.cdl \
            -libraryPdl gards/hc0-pass1macros.pdl -ecl -tech mobi \
            -trueSqueeze 40 -distance 6 -packBothEdges
/n/auspex/s10/chip/euterpe/tools/bin/pifpack: Preparing input files...
/n/auspex/s10/chip/euterpe/tools/bin/pifpack: Fetching bounding box from
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.cdl...
/n/auspex/s10/chip/euterpe/tools/bin/pifpack: Reading
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.cdl...
/n/auspex/s10/chip/euterpe/tools/bin/pifpack: Reading
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.pdl...
/n/auspex/s10/chip/euterpe/tools/bin/pifpack: Packing right edge...
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: Final width 191 ECL atoms, squeezed out
24 ECL atoms ...which may include up to 0 ECL atoms of obstructions
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: 52 rows (52 non-empty) ...spanning 27
columns (28 maximum cells/row) ...for a total of 1088 cells were written to `hco-
pass1.pim.pif.packed'.
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: (1914, 491) to (2296,
653) [191 by 54 ECL atoms]
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: 8946 ECL atoms placed in
10314 [-382 obstructions] atom area [90.07% dense] #pim2pif.ex Version 0.2.14 Tue Sep 13
17:03:51 PDT 1994
/n/auspex/s10/chip/euterpe/tools/bin/pifpack: Packing left edge...
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: Final width 191 ECL atoms, squeezed out 0
ECL atoms ...which may include up to 0 ECL atoms of obstructions
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: 52 rows (52 non-empty) ...spanning 27
columns (28 maximum cells/row) ...for a total of 1088 cells were written to `hco-
pass1.pim.pif.packed'.
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: (1914, 491) to (2296,
653) [191 by 54 ECL atoms]
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: 8946 ECL atoms placed in
10314 [-382 obstructions] atom area [90.07% dense] #pim2pif.ex Version 0.2.14 Tue Sep 13
17:03:51 PDT 1994 HOME=/n/auspex/s10/chip/euterpe/tools
LM LICENSE FILE=/n/auspex/s10/chip/euterpe/tools/s1/license/license.dat
```

DISPLAY=clio:0.0 SL TOTAL DURATION=500 CHIPROOT=/n/auspex/sl0/chip/euterpe

```
/n/auspex/s10/chip/euterpe/tools/bin/pif2pim hc0-pass1.pim.pif.packed -xrf gards/hc0-
pass1.xrf -dff gards/hc0-pass1.dff '
      -obstructionPdl /n/auspex/s10/chip/euterpe/gards/sofa/sofa.pdl \
      -obstructionCdl /n/auspex/s10/chip/euterpe/gards/sofa/sofa.cdl \
      -libraryPdl gards/hc0-pass1macros.pdl -ecl -tech mobi -sdl \
      -collapseRows -noSpacers -noAlign -noOffset
/n/auspex/s10/chip/euterpe/tools/bin/pif2pim: Preparing input files...
/n/auspex/s10/chip/euterpe/tools/bin/pif2pim: Reading gards/hc0-pass1.dff...
/n/auspex/s10/chip/euterpe/tools/bin/pif2pim: Reading
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.pdl...
/n/auspex/s10/chip/euterpe/tools/bin/pif2pim: Fetching bounding box from
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.cdl...
/n/auspex/s10/chip/euterpe/tools/bin/pif2pim: Reading
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.cdl...
//n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: 160 rows 29 columns written to `hc0-
pass1.pim.pif.packed.pim'
#pim2pif.ex Version 0.2.14 Tue Sep 13 17:03:51 PDT 1994 mv hc0-pass1.pim.pif.packed
gards/hc0-pass1.pif
**** GPLACE hc0-pass1
Tue Sep 20 09:18:17 PDT 1994
sed -e 's!DESIGN NAME!hc0-pass1!' -e "s!EDIF FILE!hc0-pass1.sdl!" -e 's!
CHIPROOT!/n/auspex/s10/chip/euterpe!' -e 's!TECH_GPLACE!gplace.mobi234!' -e 's!TECH_REDIT!
redit.mobi234!' < /n/auspex/s10/chip/euterpe/proteus/misc/gards.vrf > gards/hc0-pass1.vrf
rm -f gards/gplace.nic cd gards; if HOME=/n/auspex/s10/chip/euterpe/tools
LM_LICENSE_FILE=/n/auspex/s10/chip/euterpe/tools/s1/license/license.dat
DISPLAY=clio:0.0 SL_TOTAL_DURATION=500 CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/bin/gastatus -p -s hc0-pass1; then \
/usr/5bin/echo 'deletegroup use; ok' > gplace.nic;fi /usr/5bin/echo 'readpif hc0-passl.pif; ok\nwritenof hc0-passl.nof; use; ok\nexitsave\nexitnosave' >> gards/gplace.nic (echo "cd `abspath`/gards; \
      HOME=/n/auspex/s10/chip/euterpe/tools
LM_LICENSE_FILE=/n/auspex/s10/chip/euterpe/tools/s1/license/license.dat
DISPLAY=clio:0.0 SL TOTAL DURATION=500 CHIPROOT=/n/auspex/sl0/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/sl/bin/invoke gplace hc0-pass1 -listing hc0-
pass1.gplace.lis -cmdin gplace.nic -colorin gplace.mobi234 -inbat 1"
       /usr/local/bin/rexec ghidra sh &&
HOME=/n/auspex/s10/chip/euterpe/tools
LM_LICENSE_FILE=/n/auspex/s10/chip/euterpe/tools/sl/license/license.dat
DISPLAY=clio:0.0 SL_TOTAL_DURATION=500 CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/bin/gastatus -sp gards/hc0-pass1) | (mv gards/hc0-
pass1.nof gards/hc0-pass1.nof.ERROR; rm -f hc0-pass1.nof; false)
Requires a minimum license of xgplace1_3 or gards1_3 .
Applicable licenses available at your installation:
                         gardsconfig 3
Checked out one user token of a gardsconfig_3 license.
GARDS GPLACE 7.119 -- General Placer
Copyright (c) 1994 SILVAR-LISCO. All rights reserved. Design: hc0-pass1 Started at: 94/09/20 09:18:21
 GPLACE Version 7.1.19 of November 22, 1993
No component hierarchy found; select by hierarchy disabled.
Loading components...
Loading nets...
Loading logical types...
Processing physical types...
Loading cell_types...
Creating net-comp xref table...
Terminated at
                         : 94/09/20 09:22:06
Elapsed CPU time
                        : 0 Hrs 3 Mins 23 Secs
Elapsed wall clock time : 0 Hrs
                                     3 Mins 45 Secs
```

```
rm -f gards/gplace.nic
/n/auspex/s10/chip/euterpe/tools/bin/gasavepins gards/hc0-pass1.dff
Updating: gards/hc0-pass1.dff
gmake[2]: *** [gards/hc0-pass1.nof] Segmentation fault (core dumped)
gmake[2]: *** Deleting file `gards/hc0-pass1.nof'
gmake[2]: *** [gards/hc0-pass1.nof] Deleting file `gards/hc0-pass1.gplace.lis'
gmake[2]: Leaving directory
`/N/auspex/root/s10/chip/euterpe/verilog/bsrc/hc'
gmake[1]: *** [hc0.short.nets] Error 1
gmake[1]: Leaving directory
`/N/auspex/root/s10/chip/euterpe/verilog/bsrc/hc'
gmake: *** [hc0gards] Error 1
    [finished at Tue Sep 20 09:22:11 PDT 1994 -- exit status 0]
```

From: Sent: Graham Y. Mostyn [graham@thalia] Tuesday, September 20, 1994 1:16 PM 'hestia@thalia'; 'tbe@microunity.com'

To: Cc:

'pmayer@thalia'

Subject:

Re: minutes/actions from 9/19 pcb meeting

We also briefly discussed the issue of 2 prong vs 3 prong convenience outlet. Our internally generated multimedia spec 3/31/94 did state 3 prong. The situation is that:

- (1) The Toltec spec 3/16/94 calls for a 2 prong outlet.
- (2) Per Wayne, UL does not require a 3 prong outlet even though the line cord has a 3 prong plug. (However, if Hestia is sold with another device requiring a 3-connection supply and ground, a warning statement must be included stating that the 2 prong convenience outlet may not be used to power the other device.)
- (3) We have not yet located or designed in a 3 prong, and a design change would cause schedule impact.

In a separate discussion this morning, Jack Holloway agreed to our position at the meeting, which was to continue on the current path of designing a 2 prong convenience outlet for initial Hestia units. However, he stated that the trend was to 3 prong, and that we should plan a later design conversion to 3 prong.

Tom, would the design change to 3 prong later be significantly more painful over changing now? Only in that event should we reconsider our decision.

Graham.

```
> From tbe@MicroUnity.com Mon Sep 19 19:44:16 1994
> Date: Mon, 19 Sep 94 19:44:08 PDT
> X-Sender: tbe@gaea.microunity.com
> Mime-Version: 1.0
> Content-Type> : > text/plain> ; > charset="us-ascii">
> To: hestia
> From: tbe@MicroUnity.com
> Subject: minutes/actions from 9/19 pcb meeting
> Cc: pmayer
> Content-Length: 1738
> Following are minutes and action items from today's pcb meeting:
> 1) Main pcb split: issue of moving the dc-dc to the ac-dc pcb to
eliminate
> risk of Hipot failures (immediate or latent) in low voltage components.
> Wayne discussed concern with manufacturing defects causing failures
during
> production startup. Decision taken not to change current design for
first
> 50 (nondeliverable) units, so as not to impact schedule or product cost.
> action: the to revive investigation of high-current power bussing from
> early days of Hestia for contingincy of changing design to isolate
 high voltage stuff in the future. This should be complete with a
> preliminary design by the time the first protos are built.
> action: Wayne wants to analyze the implications of dc-dc on main pcb
> for Hipot test and possibly come up with additional tests to mitigate
> risk
of
> damage.
> 2) The main pcb will require break-away edge tabs for manufacturing
```

```
fixture
> requirements (TAB OLB, solder reflow machines, etc).
> action: the to incorporate into next revision of criteria drawing.
> 3) Wayne asked for vias on HC bus between Calliope and Euterpe.
> action: the to get minimum via spacing to wayne for evaluation wrt ICT.
> action: the to verify with Hadco manufacturability of via array.
> action: the to revise spacer cutout to maximize area for via fanout
> 4) Jay mentioned that the smart card connector is not shown on the
mainpcb
> criteria.
> action: the to incorporate into next revision. Patty can place where
> convenient for time being.
> If I missed anything, please jump in!
> -Tom
>
                                                  tbe@microunity.com
> Tom Eich
> MicroUnity Systems Engineering, Inc.
> 255 Caspian Dr. Sunnyvale, CA 94089
> (408)734-8100, (408)734-8136 fax
```

lisa

Sent:

Tuesday, September 20, 1994 1:51 PM

To:

'Guillermo A. Loyola'

Cc:

'iimura'

Subject:

Re: gnu-tools/ld configure.in

Your list was correct except for a couple of missing aliases (terpbo, terp). BTW, for fun you can do ".../gnu-tools/config.sub xxxx" and it will spit back the canonical form for the alias "xxxx".

Arch Endian

OS Canonical

bfd

Aliases

Big Old BE

STB terpbo-muse-stb

elf64-bigoldterp

terpbo-stb, terpbo-muse, terpbo

Big Old BE

OSF terpbo-muse-osf

elf64-bigoldterp

terpbo-osf

Terp LE STB elf64-littleterp

terp-muse-stb

-

terp-stb, terp-muse, terp

Terp LE OSF

terp-muse-osf

elf64-littleterp

terp-osf

--N/A--

There is no way to configure the old architecture with little-endian data:

Big Old LE STB

Big Old LE OSF --N/A--

Since there was no plan to use a big-data/current-arch environment, I didn't fill this out, but the following are intended:

Terp BE

terpbig-muse-stb

elf64-bigterp

terpbig-stb, terpbig-muse, terpbig

Terp BE OSF terpbig-muse-osf

STB

elf64-bigterp

terpbig-osf

I'm sure these configurations won't work without some help. There also isn't much precedence for this kind of variation, and I'm fairly sure these names are not good choices: usually specifying the architecture and either the os or the machine determines the endianness--e.g.

mips-alpha

is little-endian, mips-irix* is big-endian. But all that is really just a matter of what configurations we want to provide, and what we want to call them; the underlying mechanism is all ready (i.e. architecture and data-endianness are separate in the eyes of bfd, simulator, etc.).

FYI, tgcc will not work properly wrt register-pairs in this combo; no fault of the configuration, but with assumptions in gcc. I know what needs to be done; I don't think it is a whole lot.

Not being able to configure that environment, though, is not the same as not being able to use it--you can get at the big-endian-data-running- on-a-current-architecture-terp environment by doing:

tgcc -mbig # Note register-pair problem, however
tas -big

tld -format elf64-bigterp

The simulator, gdb, objdump, etc. will recognize such executables.

I was actually intending to fix gcc and then see if I could build a few (working ;-) user-level things this way...

lisa

lisa

Sent:

Tuesday, September 20, 1994 2:17 PM

To:

'software-checkins-dist'

Subject:

gnu-tools/sim/terp sim.h terp.h

Update of /p/cvsroot/gnu-tools/sim/terp In directory calliope:/N/hyperion/root/s1/lisa/gnu-tools/sim/terp

Modified Files:

sim.h terp.h

Log Message:

Moved definition of TERP_ENDIAN and TERP_ENDIAN_VARIES from sim.h to terp.h.

Sent:

Tuesday, September 20, 1994 2:19 PM

To:

'software-checkins-dist'

Subject:

gnu-tools/sim/terp memory.h

Update of /p/cvsroot/gnu-tools/sim/terp In directory calliope:/N/hyperion/root/s1/lisa/gnu-tools/sim/terp

Modified Files:

memory.h

Log Message:

Move_data_aligned needs to swap hexlet halves when TERP_ENDIAN != HOST_ENDIAN.

lisa

Sent:

Tuesday, September 20, 1994 2:20 PM

To:

'software-checkins-dist'

Subject:

gnu-tools/sim/terp execloop.c

Update of /p/cvsroot/gnu-tools/sim/terp
In directory calliope:/N/hyperion/root/sl/lisa/gnu-tools/sim/terp

Modified Files:

execloop.c

Log Message:

Define loadLE, storeLE, loadBE, storeBE based on HOST_ENDIAN, rather than assuming all hosts are big-endian. Just planning ahead...

```
output of euterpe/verilog/bsrc/hc/.checkoutrc
Subject:
Tue Sep 20 12:35:49 PDT 1994 (geert Tue, 20 Sep 1994 12:35:26 -0700)
euterpe/verilog/bsrc/hc
   [Release BOM (V38.0) in euterpe/verilog/bsrc/hc (Tue Sep 20 12:35:50 PDT 1994)]
                                                                    BOM 38.0
Dir
         euterpe/verilog/bsrc/hc
35.1
         .checkoutrc
         Makefile
1.19
         genpim0.pl
34.1
         genpim1.pl
32.4
(32.3)
12.5
         gentst.pl
1.26
         hc.V
         hc.h
3.6
8.5
         hc.ut
         hc buf 8.V
17.1
         hc_cmp6.V
6.1
27.5
         hc_control.pim
         hc_device.V
8.7
3.15
         hc_driver.V
         hc_error.Veqn
4.1
12.1
         hc fifo8.V
12.1
         hc fifo8ctrl.Veqn
         hc_ostate.pla
3.10
3.2
         hc_parse.Veqn
         hc_prbctrl.pla
3.6
3.1
         hc rxcrc. Vegn
3.3
         hc sdecode. Vegn
3.7
         hc sid. Vegn
3.2
         hc_tagmatch.V
         hc_txcrc.Veqn
3.2
13.1
         hcinstantiate.h
         pimlib.pl
27.2
17.3
         power.tab.local
===> running euterpe/verilog/bsrc/hc/.checkoutrc (Tue Sep 20 12:35:58 PDT
1994) <===
# turn off pgroute
#
 -f nopgroute ] | touch nopgroute
# use padtiles
#
 -f usepadtiles ] || touch usepadtiles
[
#
 use pifpack
 -f usepifpack ] || touch usepifpack
 insert an instance of the clock tree
 -f addclock ] || touch addclock
# Disable old dcell placement obstruction # [ -f gards/noobs ] || touch gards/noobs # #
Now do it . . .
gmake GARDS_DISPLAY=clio:0.0 hc0-iter
gmake[1]: Entering directory
 /N/auspex/root/s10/chip/euterpe/verilog/bsrc/hc'
```

Buffalo Chip [chip@staypuft]

'geert@staypuft'

Tuesday, September 20, 1994 2:50 PM

From:

Sent:

To:

```
# Get an initial sdl file. A manhatten approximation will be used # gmake
GARDS_DISPLAY=clio:0.0 CYCLETIME=895 gards/hc0-pass2.sdl
gmake[2]: Entering directory
 /N/auspex/root/s10/chip/euterpe/verilog/bsrc/hc'
CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/bin/topt -p
/n/auspex/s10/chip/euterpe/proteus/misc/power.tab -p power.tab.local -h
/n/auspex/s10/chip/euterpe/proteus/leafgen/dcload/dcload.lib -h
/n/auspex/s10/chip/euterpe/proteus/exlax/dcload/dcload.lib -h
/n/auspex/s10/chip/euterpe/proteus/custom/dcload/dcload.lib -g
/n/auspex/s10/chip/euterpe/proteus/leafgen/toptList -g
/n/auspex/s10/chip/euterpe/proteus/exlax/toptList -g
/n/auspex/s10/chip/euterpe/proteus/custom/toptList \
      -A /n/auspex/s10/chip/euterpe/proteus/leafgen/caps/cap.lib -A
/n/auspex/s10/chip/euterpe/proteus/exlax/caps/cap.lib -A
/n/auspex/s10/chip/euterpe/proteus/custom/caps/cap.lib \
      -H /n/auspex/s10/chip/euterpe/proteus/leafgen/time/tim.lib -H
/n/auspex/s10/chip/euterpe/proteus/custom/time/tim.lib -d
/n/auspex/s10/chip/euterpe/proteus/exlax/time/tim.lib \
      -1 895 \
      -e hc0.edif \
      -k hc0-pass1.strength -B gards/hc0-pass1.sdl -s gards/hc0-pass1.stat -O gards/hc0-
pass1.topt.log \
      -z 2 -M mobimos -R -t 50 -b 10 -a 24 -0 -F
Running topt (Power Optimizer) compiled on Tue Sep 20 17:41:45 GMT 1994
Processing a: Mobimos, Flop/Latch design
    Consuming edif file hc0.edif
     Found edif structure: hc0_46_edif
    Flattening edif;
     HC already flat.
                              found 2846 nets in hc0 46 edif
      found 1120 instances;
    Consuming power table information file
/n/auspex/s10/chip/euterpe/proteus/misc/power.tab
    Consuming power table information file power.tab.local
      Reading Stats file
/n/auspex/s10/chip/euterpe/proteus/leafgen/stats.ecl
      Reading Stats file
/n/auspex/s10/chip/euterpe/proteus/leafgen/stats.cmos
     Reading Stats file /n/auspex/s10/chip/euterpe/proteus/exlax/stats.ea
     Reading Stats file
/n/auspex/s10/chip/euterpe/proteus/custom/stats.ecl
     Reading Legal Cell List file
/n/auspex/s10/chip/euterpe/proteus/leafgen/toptList
     Reading Legal Cell List file
/n/auspex/s10/chip/euterpe/proteus/exlax/toptList
ReadLegalCellFile: Warning! No atoms info for ealnf36s9x4a
     Reading Legal Cell List file
/n/auspex/sl0/chip/euterpe/proteus/custom/toptList
     Performing Edif Transformations...
     Reading DC Loads file
/n/auspex/s10/chip/euterpe/proteus/leafgen/dcload/dcload.lib
     Reading DC Loads file
/n/auspex/s10/chip/euterpe/proteus/exlax/dcload/dcload.lib
     Reading DC Loads file
/n/auspex/s10/chip/euterpe/proteus/custom/dcload/dcload.lib
      Reading intrinsic delays from
/n/auspex/s10/chip/euterpe/proteus/exlax/time/tim.lib
     Reading pin cap values from
/n/auspex/s10/chip/euterpe/proteus/leafgen/caps/cap.lib
     Reading pin cap values from
/n/auspex/s10/chip/euterpe/proteus/exlax/caps/cap.lib
     Reading pin cap values from
/n/auspex/s10/chip/euterpe/proteus/custom/caps/cap.lib
   Status information in gards/hc0-passl.stat Warning! Cell cgclockbias not on legal
```

cell list.

Any gate in it's path is not AC power optimized
No swing calculations will be performed
Pruning flattened network of unused instances... 31 pruned in 2
passes.

Checking/Setting swing values...
Found 19 Warnings! Please check stat file!

Reading Cap/Delay table file
/n/auspex/s10/chip/euterpe/proteus/leafgen/time/tim.lib
Reading Cap/Delay table file

/n/auspex/s10/chip/euterpe/proteus/custom/time/tim.lib
Warning! Cell cache at line 4 is not in legal cell list Warning! Cell cahalf at line 10
is not in legal cell list Warning! Cell cr at line 13 is not in legal cell list Warning!
Cell ctag at line 20 is not in legal cell list Warning! Cell gtlb at line 23 is not in
legal cell list Warning! Cell sccgbfr0 at line 52 is not in legal cell list Warning!
Cell scsof3v3 at line 188 is not in legal cell list

Connecting floating differential inputs to net vref_0ph... Connected 0 inputs to net vref_0ph...

DC Load checks only for cell(s):

eawwlvref56s7x4a eawwlvref20s10x1a eawwlvref16s2x4a xbc01df32s xbc01df24s xbc01df16s xbc01df12s xbc01df8s xbc01df6s xbc01df4s xbc01df2s xbc01 xbcmos2ecldf16s xbcmos2ecldf12s xbcmos2ecldf8s

xbcmos2ecldf4s xbcmos2ecldf2s xbcmos2ecl Warning! No CKFI_AD1PH pin capacitance data for cgclockbias Warning! No CKFI_BD1PH pin capacitance data for cgclockbias Warning! No CKRI_AD1PH pin capacitance data for cgclockbias Warning! No CKRI_BD1PH pin capacitance data for cgclockbias Warning! No CLR_ABM<8> pin capacitance data for cgclockbias Warning! No CLR ABM<7> pin capacitance data for cgclockbias Warning! No CLR ABM<6> pin capacitance data for cgclockbias Warning! No CLR_ABM<5> pin capacitance data for cgclockbias Warning! No CLR ABM<4> pin capacitance data for cgclockbias Warning! No CLR_ABM<3> pin capacitance data for cgclockbias Warning! No CLR_ABM<2> pin capacitance data for cgclockbias Warning! No CLR_ABM<1> pin capacitance data for cgclockbias Warning! No CLR_ABM<0> pin capacitance data for cgclockbias Warning! No PHI ANM<8> pin capacitance data for cgclockbias Warning! No PHI ANM<7> pin capacitance data for cgclockbias Warning! No PHI ANM<6> pin capacitance data for cgclockbias Warning! No PHI_ANM<5> pin capacitance data for cgclockbias Warning! No PHI_ANM<4> pin capacitance data for cgclockbias Warning! No PHI_ANM<3> pin capacitance data for cgclockbias Warning! No PHI_ANM<2> pin capacitance data for cgclockbias Warning! No PHI_ANM<1> pin capacitance data for cgclockbias Warning! No PHI_ANM<0> pin capacitance data for cgclockbias Warning! No PHI_BNM<8> pin capacitance data for cgclockbias Warning! No PHI_BNM<7> pin capacitance data for cgclockbias Warning! No PHI_BNM<6> pin capacitance data for cgclockbias Warning! No PHI BNM<5> pin capacitance data for cgclockbias Warning! No PHI BNM<4> pin capacitance data for cgclockbias Warning! No PHI BNM<3> pin capacitance data for cgclockbias Warning! No PHI_BNM<2> pin capacitance data for cgclockbias Warning! No PHI_BNM<1> pin capacitance data for cgclockbias Warning! No PHI BNM<0> pin capacitance data for cgclockbias Warning! No RD BM<8> pin capacitance data for cgclockbias Warning! No RD BM<7> pin capacitance data for cgclockbias Warning! No RD BM<6> pin capacitance data for cgclockbias Warning! No RD BM<5> pin capacitance data for cgclockbias Warning! No RD_BM<4> pin capacitance data for cgclockbias Warning! No RD_BM<3> pin capacitance data for cgclockbias Warning! No RD_BM<2> pin capacitance data for cgclockbias Warning! No RD_BM<1> pin capacitance data for cgclockbias Warning! No RD_BM<0> pin capacitance data for cgclockbias Warning! No SI_AM<8> pin capacitance data for cgclockbias Warning! No SI AM<7> pin capacitance data for cgclockbias Warning! No SI_AM<6> pin capacitance data for cgclockbias Warning! No SI_AM<5> pin capacitance data for cgclockbias Warning! No SI AM<4> pin capacitance data for cgclockbias Warning! No SI AM<3> pin capacitance data for cgclockbias Warning! No SI_AM<2> pin capacitance data for cgclockbias Warning! No SI AM<1> pin capacitance data for cgclockbias Warning! No SI_AM<0> pin capacitance data for cyclockbias Warning! No VFFMAX pin capacitance data for cyclockbias Warning! No VFFMIN pin capacitance data for cgclockbias Warning! No VFFNOM pin capacitance data for cgclockbias Warning! No VFFREFMAX pin capacitance data for cgclockbias Warning! No VFFREFMIN pin capacitance data for cgclockbias Warning! No VFFREFNOM pin capacitance data for cgclockbias Warning! No VFFREFVAR pin capacitance data for cgclockbias Warning! No VFFVAR pin capacitance data for cgclockbias Warning! No VRRG<2> pin capacitance data for cgclockbias Warning! No VRRG<1> pin capacitance data for cgclockbias Warning! No VRRG<0> pin capacitance data for cgclockbias Warning! No XFER BM<8> pin capacitance data for cgclockbias Warning! No XFER BM<7> pin capacitance data for cgclockbias Warning! No XFER BM<6> pin capacitance data for cgclockbias Warning! No XFER_BM<5> pin capacitance data for cgclockbias Warning! No XFER BM<4> pin capacitance data for cgclockbias Warning!

No XFER_BM<3> pin capacitance data for cgclockbias Warning! No XFER_BM<2> pin capacitance data for cgclockbias Warning! No XFER_BM<1> pin capacitance data for cgclockbias Warning! No XFER BM<0> pin capacitance data for cgclockbias Warning! No PHI_A2P pin capacitance data for scsynchll Warning! No PHI_B2P pin capacitance data for scsynchll Warning! No D0 ADOPF pin capacitance data for scsynchll Warning! No DO_ANDOPF pin capacitance data for scsynchll

Ignoring these nets:

PHI B2P PHI A2P vref 0ph

Optimizing power...

Iteration: 1

Path power optimizer

IntrinsicWarning: Warning! No clk_to_q flipflop fanin 1 delay for flipflop scsynchll NOTE: Cell scsynchll using 'intrinsic delay + .7RC' calculations.

IntrinsicWarning: Warning! No setup gate fanin 1 delay for flipflop scsynchll for input pin D0 AD0PF

ERROR! 3 paths exceeded cycle time. Check status file.

DC Load Calculations

Unpowered Instance check: 2 found.

Iteration: 2

Path power optimizer

IntrinsicWarning: Warning! No clk_to_q gate fanin 1 delay for gate xbcmos2ecldf2s for input pin CIN ABM

ERROR! 3 paths exceeded cycle time. Check status file.

DC Load Calculations

Unpowered Instance check: 1 found.

Iteration: 3

Path power optimizer

ERROR! 3 paths exceeded cycle time. Check status file.

DC Load Calculations

Unpowered Instance check: 1 found.

Squeezing out extra time in paths.

Iteration: 4

Path power optimizer

ERROR! 3 paths exceeded cycle time. Check status file.

DC Load Calculations

Unpowered Instance check: 1 found.

Iteration: 5

Path power optimizer

ERROR! 3 paths exceeded cycle time. Check status file.

DC Load Calculations

Unpowered Instance check: 1 found.

Iteration: 6

Path power optimizer

ERROR! 3 paths exceeded cycle time. Check status file.

DC Load Calculations

Unpowered Instance check: 1 found.

Savings by squeezing out extra time = (5771 - 5789) = -0.31% Change from original input power = (5789 - 152) = 97.37%

Warning! 1 unpowered or untouched instances.

Warning! There are missing DC load values.

NOTE: 692 unpowered nets.

NOTE: 55 nets with delays less than 50.00ps

NOTE: Power levels changed for 1060 instances.

Atoms: count atom bjt isrc pld

1089 8796 19267 12189 11520 5888 BJT Totals:

Generating instance drive strength file hc0-pass1.strength

```
Disgorging sdl file gards/hc0-passl.sdl
      Writing sdl structure: hc0_46_edif
Memory usage: 26.395MB
Exit code would be 2 (Failed Max Timing), but is forced to 0
CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/bin/pdlcat -p
/n/auspex/s10/chip/euterpe/clockbias:/n/auspex/s10/chip/euterpe/gards/subb
locks:/n/auspex/s10/chip/euterpe/gards/dcell:/n/auspex/s10/chip/euterpe/pr
oteus/gards/leaf:/n/auspex/s10/chip/euterpe/proteus/gards/sofa:/n/auspex/s
10/chip/euterpe/proteus/gards/dcell `grep -v '^#' < hc0-pass1.strength | awk '{print
$4;}' | sort | uniq | awk '{printf ("%s.pdl ", $1)}' > gards/hc0-pass1macros.temp mv
gards/hc0-pass1macros.temp gards/hc0-pass1macros.pdl
**** SLNET hc0-pass1
Tue Sep 20 12:40:01 PDT 1994
sed -e 's!DESIGN NAME!hc0-pass1!' -e "s!EDIF FILE!hc0-pass1.sdl!" -e 's!
CHIPROOT!/n/auspex/s10/chip/euterpe!' -e 's!TECH GPLACE!gplace.mobi234!' -e 's!TECH REDIT!
redit.mobi234!' < /n/auspex/s10/chip/euterpe/proteus/misc/gards.vrf > gards/hc0-pass1.vrf
echo "cd `abspath`/gards; \
      echo translate_all | HOME=/n/auspex/s10/chip/euterpe/tools
LM_LICENSE_FILE=/n/auspex/s10/chip/euterpe/tools/s1/license/license.dat
DISPLAY=clio:0.0 SL_TOTAL_DURATION=500 CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/s1/net/dir/slnet hc0-pass1" | /usr/local/bin/rexec
 ** SLNET 1.037 ** SL NET V1.000 -- Netlist Manipulator Copyright (c) 1993,1994 SILVAR-
LISCO. All rights reserved.
Design: hc0-pass1 Started at: 94/09/20 12:40:05
 Loading file "hc0-pass1.sdl".
    [XBC01DF24S]
    [XBC01DF6S]
    [XBC01DF12S]
    [XBCMOS2ECLDF2S]
    [XBBUFDF16S]
    [XBFFBDH6S]
    [XBFFBDF32S]
    [XBFFDF24S]
    [XBFFBDH12S]
    [XBFFDH24S]
    [XBFFDH3S]
    [XBFFDH16S]
    [XBFFDH2S]
    [XBFFDF2S]
    [XBFFDF4S]
    [XBFFDF6S]
    [XBFFDF8S]
    [XBFFDF32S]
    [XBFFDF12S]
    [XBFFDF16S]
    [XBOR3DF6S]
    [XBOR3DF8S]
    [XBOR3DF4S]
    [XBOR3DF2S]
    [XBOR11DF4S]
    [XBORFF5DF24S]
    [XBORFF5DH3S]
    [XBORFF5DH12S]
    [XBORFF5DF32S]
    [XBORFF5DF4S]
    [XBORFF5DF8S]
    [XBORFF2DH8S]
    [XBORFF2DF2S]
    [XBORFF2DF24S]
    [XBORFFB2DH4S]
    [XBORFF2DH4S]
    [XBORFF2DH16S]
```

[XBORFFB2DH16S]

- [XBORFFB2DH12S]
- [XBORFF2DH24S]
- [XBORFF2DF12S]
- [XBORFF2DF8S]
- [XBORFF2DF4S]
- [XBORFF2DF6S]
- [XBMUXFF2DF12S]
- [XBMUXFF2DF4S]
- [XBMUXFF2DH12S]
- [XBMUXFF2DF8S]
- [XBMUXFF2DH2S]
- [XBMUXFF2DH3S]
- [XBMUXFFB2DH3S]
- [XBOR4DF6S]
- [XBOR4DF4S]
- [XBOR4DF16S]
- [XBOR4DF8S]
- [XBOR4DF2S]
- [XBOR5DF12S]
- [XBOR5DF16S]
- [XBOR5DF4S]
- [XBOR5DF2S]
- [XBOR5DF6S]
- [XBOR5DF8S]
- [XBOR6DF16S]
- [XBOR6DF6S]
- [XBOR6DF12S]
- [XBOR6DF2S]
- [XBOR6DF4S]
- [XBOR7DF2S]
- [XBOR7DF16S]
- [XBOR7DF4S]
- [XBOR7DF6S]
- [XBOR8DF4S]
- [XBOR8DF8S]
- [XBOR8DF12S] [XBOR8DF2S]
- [XBOR9DF8S] [XBOR9DF4S]
- [XBOR10DF4S]
- [XBOR2DF2S]
- [XBOR2DF4S]
- [XBORFFB3DH4S]
- [XBORFF3DF12S]
- [XBORFF3DF24S]
- [XBORFF3DF32S]
- [XBORFF3DH2S]
- [XBORFF3DF6S]
- [XBORFF3DF16S]
- [XBORFF3DF8S]
- [XBORFF3DF4S]
- [XBORFF3DH8S] [XBORFF7DF4S]
- [XBORFF7DF12S]
- [XBORFFB7DF12S]
- [XBORFF7DF2S] [XBORFF4DH3S]
- [XBORFF4DH6S]
- [XBORFF4DF16S]
- [XBORFF4DH2S]
- [XBORFFB4DH12S] [XBORFF4DF24S]
- [XBORFF4DF6S]
- [XBORFF9DH3S]
- [XBORFF17DH3S] [XBORFF6DH4S]
- [XBORFF6DF6S]
- [XBORFF6DF4S]

```
[XBORFF13DF24S]
    [XBORFF11DF24S]
    [XBORFF8DF24S]
    [XBORFF8DF32S]
    [XBMUXFF8DF4S]
    [XBMUXFF8DH2S]
    [XBXOR2DF4S]
    [XBMUXFF4DF4S]
    [XBMUXFF4DH2S]
    [XBMUXFF6DH24S]
    [XBMUXFF9DF6S]
    [XBMUXFF3DH24S]
    [XBBUFDF2S]
    [XBBUFDH16S]
    [SCSYNCHLL]
    [CGCLOCKBIAS]
    [HC]
** Warning: No nets connected to component CGCLOCKBIAS.
Translating...
[XBC01DF24S]
[XBC01DF6S]
[XBC01DF12S]
[XBCMOS2ECLDF2S]
[XBBUFDF16S]
[XBFFBDH6S]
[XBFFBDF32S]
[XBFFDF24S]
[XBFFBDH12S]
[XBFFDH24S]
[XBFFDH3S]
[XBFFDH16S]
[XBFFDH2S]
[XBFFDF2S]
[XBFFDF4S]
[XBFFDF6S]
[XBFFDF8S]
[XBFFDF32S]
[XBFFDF12S]
[XBFFDF16S]
[XBOR3DF6S]
[XBOR3DF8S]
[XBOR3DF4S]
[XBOR3DF2S]
[XBOR11DF4S]
[XBORFF5DF24S]
[XBORFF5DH3S]
[XBORFF5DH12S]
[XBORFF5DF32S]
[XBORFF5DF4S]
[XBORFF5DF8S]
[XBORFF2DH8S]
[XBORFF2DF2S]
[XBORFF2DF24S]
[XBORFFB2DH4S]
[XBORFF2DH4S]
[XBORFF2DH16S]
[XBORFFB2DH16S]
[XBORFFB2DH12S]
[XBORFF2DH24S]
[XBORFF2DF12S]
[XBORFF2DF8S]
[XBORFF2DF4S]
[XBORFF2DF6S]
[XBMUXFF2DF12S]
[XBMUXFF2DF4S]
[XBMUXFF2DH12S]
[XBMUXFF2DF8S]
[XBMUXFF2DH2S]
```

- [XBMUXFF2DH3S]
- [XBMUXFFB2DH3S]
- [XBOR4DF6S]
- [XBOR4DF4S]
- [XBOR4DF16S]
- [XBOR4DF8S]
- [XBOR4DF2S]
- [XBOR5DF12S]
- [XBOR5DF16S]
- [XBOR5DF4S]
- [XBOR5DF2S]
- [XBOR5DF6S]
- [XBOR5DF8S]
- [XBOR6DF16S]
- [XBOR6DF6S]
- [XBOR6DF12S]
- [XBOR6DF2S]
- [XBOR6DF4S]
- [XBOR7DF2S]
- [XBOR7DF16S]
- [XBOR7DF4S]
- [XBOR7DF6S]
- [XBOR8DF4S]
- [XBOR8DF8S]
- [XBOR8DF12S]
- [XBOR8DF2S]
- [XBOR9DF8S]
- [XBOR9DF4S]
- [XBOR10DF4S]
- [XBOR2DF2S]
- [XBOR2DF4S]
- [XBORFFB3DH4S]
- [XBORFF3DF12S]
- [XBORFF3DF24S]
- [XBORFF3DF32S] [XBORFF3DH2S]
- [XBORFF3DF6S]
- [XBORFF3DF16S]
- [XBORFF3DF8S]
- [XBORFF3DF4S]
- [XBORFF3DH8S]
- [XBORFF7DF4S]
- [XBORFF7DF12S]
- [XBORFFB7DF12S]
- [XBORFF7DF2S]
- [XBORFF4DH3S]
- [XBORFF4DH6S]
- [XBORFF4DF16S]
- [XBORFF4DH2S]
- [XBORFFB4DH12S]
- [XBORFF4DF24S]
- [XBORFF4DF6S]
- [XBORFF9DH3S]
- [XBORFF17DH3S]
- [XBORFF6DH4S]
- [XBORFF6DF6S] [XBORFF6DF4S]
- [XBORFF13DF24S]
- [XBORFF11DF24S] [XBORFF8DF24S]
- [XBORFF8DF32S]
- [XBMUXFF8DF4S]
- [XBMUXFF8DH2S]
- [XBXOR2DF4S]
- [XBMUXFF4DF4S]
- [XBMUXFF4DH2S]
- [XBMUXFF6DH24S] [XBMUXFF9DF6S]

[XBMUXFF3DH24S] [XBBUFDF2S] [XBBUFDH16S] [SCSYNCHLL] [CGCLOCKBIAS] [HC]

Netlist Info :

Number of logic types : 122 Number of nets : 2302

Number of components : 1089

Number of component pins : 10875

Number of pins/comp : 9.986226

Number of nets/comp : 2.113866

Size estimation :

size	TYPE				size/inst	
+	XBMUXFF2DF4S					4
1	XBORFFB3DH4S	1	ı	1	1	1
1	XBORFF4DF16S	1	2		1	2
<u> </u>	XBORFF8DF24S	1	2		1	2
	XBBUFDF2S	1	16		1	16
¦	XBFFDF24S	1	4		1	4
<u> </u>	XBFFDH16S	1	4	-	1	4
<u> </u>	XBORFF4DH3S	1	3	1	1	3
<u> </u>	XBORFF5DF32S	1	1	١	1	1
1	XBFFDH2S	1	24	1	1	24
' 	XBMUXFF6DH24S	1	9		1	9
' 	XBOR4DF6S	1	2	ł	1	2
_ <u> </u>	XBOR11DF4S	l	5	1	1	5
	XBOR8DF12S	1	1	1	1	1
<u> </u>	XBOR2DF4S		21		1	21
, l	XBORFF5DF8S	١	1		1	1
	XBORFF2DH16S		1	1	1	1
, I	XBC01DF12S	I	1		1	1
, l	XBORFF5DH12S	1	1	1	1	1
	CGCLOCKBIAS		1		1	1
	XBMUXFF4DF4S		8		1	8
<u> </u>	XBMUXFF2DH3S		37		1	37

XBFFDF32S	7	1	7
XBORFF2DF2S	2	1	2
XBORFF6DF4S	1	1	1
XBMUXFF8DH2S	7	1	7
XBOR6DF6S	2	1	2
XBOR8DF8S	1	1	1
XBOR4DF4S	3	1	3
XBORFF2DF12S	10	1	10
XBOR2DF2S	59	1	59
XBOR5DF16S] 2	1	2
XBORFF3DF24S	1 1	1	1
XBORFF3DF6S	3	1	3
XBORFF17DH3S	1	1	1
XBMUXFF2DH12S	6	1	6
XBOR4DF2S	46	1	46
XBOR6DF4S	5	1	5
XBORFFB2DH12S] 2	1	2
XBC01DF24S	1	1	1
XBORFF4DH6S	8	1	8
XBMUXFF8DF4S	8	1	8
XBOR7DF16S	1	1	1
XBORFF5DF24S	2	1	2
XBORFF3DH8S	1	1	1
XBFFDF2S	2	1	2
XBMUXFF3DH24S	32	1	32
XBORFF4DH2S	7	1	7
XBORFF2DF8S	1	1	1
XBOR3DF8S	1	1	1
XBOR5DF12S	2	1	2
XBOR8DF4S	2	1	2
XBOR6DF2S	4	1	4
XBORFFB4DH12S	1	1	1
XBORFFB2DH4S	4	1	4
XBORFF3DF16S	3	1	3

XBMUXFFB2DH3S	6	1	6
XBORFF3DF4S	† 3	1	3
XBFFDF4S	3	1	3
XBOR10DF4S	3	1	3
XBOR8DF2S	1	1	1
XBOR3DF6S	4	1	4
XBOR5DF8S	2	1	2
XBBUFDF16S	3	1	3
XBORFF2DH4S	6	1	6
XBMUXFF2DF12S	1	1	1
XBFFBDH6S	1	1	1
XBORFF5DH3S	1	1	1
XBORFF5DF4S	2	1	2
XBFFDF6S	5	1 1	5
XBOR5DF6S	5	ļı	5
XBOR3DF4S	22	1	22
XBORFF2DF24S	1	1	1
XBORFF11DF24S	2	1	2
XBOR4DF16S	3	1	3
XBORFF2DF6S	1	1	1
XBORFF2DH24S	1	1	1
XBMUXFF9DF6S	3	1	3
XBMUXFF2DF8S	3	1	3
XBFFBDF32S	1	1	1
XBFFDH24S	1	1	1
XBFFDH3S	4	1	4
XBFFDF8S	4	1	4
XBORFF7DF4S	1	1	1
XBORFF8DF32S	1	1	1
XBOR5DF4S	2	1	2
XBOR9DF8S	1	1	1
XBORFF3DF12S	3	1	3
XBOR7DF6S	2	1	2
XBOR3DF2S	54	1	54

Ţ	TOTAL	1089	1	1089
1	·			
 - -	XBOR4DF8S	30	1	30
 - -	XBOR9DF4S	2	1	2
 - -	XBORFF3DF8S	4	1	4
. I	XBORFF7DF12S	1	1	1
	XBOR6DF12S	8	1	8
1	XBOR7DF2S] 3	1	3
 	XBMUXFF4DH2S	1	1	1
	XBORFF2DF4S	32	1	32
 - -	XBFFDF16S	2	1	2
	XBORFF7DF2S	8	1	8
 - -	XBORFF3DF32S	1	ļı	1
 - -	XBFFBDH12S	1	1	1
	XBORFFB2DH16S	1	1	1
	XBORFF6DF6S	8	1	8
<u> </u>	XBCMOS2ECLDF2S	20	1	20
,	XBC01DF6S	1	1	1
 - -	XBOR5DF2S	9	1	9
 - -	XBXOR2DF4S	48	1	48
 - -	XBOR7DF4S	2	1	2
 - -	XBMUXFF2DH2S	312	1	312
 	XBORFF3DH2S	2	1	2
	XBFFDF12S	9	1	9
	XBORFF9DH3S	1	1	1
	XBORFF2DH8S	1	1	1
	XBORFF4DF6S	15	1 1	15
 	XBBUFDH16S	2	1	2
	XBORFF4DF24S	3	1	3
	XBORFFB7DF12S	1	1	1
	XBORFF13DF24S	4	1	4
	XBOR6DF16S	4	1	4
	XBORFF6DH4S	1	1	1
ı	SCSYNCHLL	9	1	9

```
Warning: No "SL_SIZE" attributes found on the cells!
          Default size (1) was used for all cells.
          To change this default add an attribute "SL_SIZE" to the cells.
slnet > 12:40:35 Terminating Normally on 94/09/20
         Elapsed CPU time 00:00:15
         Elapsed wall time 00:00:30
End of Program
Normal Termination ...
Tue Sep 20 12:40:35 PDT 1994
**** PCOMP hc0-pass1
Tue Sep 20 12:40:36 PDT 1994
sed -e 's!DESIGN_NAME!hc0-pass1!' -e "s!EDIF_FILE!hc0-pass1.sdl!" -e 's!
CHIPROOT!/n/auspex/s10/chip/euterpe!' -e 's!TECH GPLACE!gplace.mobi234!' -e 's!TECH REDIT!
redit.mobi234!' < /n/auspex/s10/chip/euterpe/proteus/misc/gards.vrf > gards/hc0-pass1.vrf
rm -f gards/hc0-pass1.dff (echo "cd `abspath`/gards; \
      HOME=/n/auspex/sl0/chip/euterpe/tools
LM_LICENSE_FILE=/n/auspex/s10/chip/euterpe/tools/s1/license/license.dat
DISPLAY=clio:0.0 SL_TOTAL_DURATION=500 CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/s1/bin/invoke pcomp hc0-pass1 -listing hc0-
passl.pcomp.lis" | /usr/local/bin/rexec staypuft sh && sleep 10 && \
            HOME=/n/auspex/s10/chip/euterpe/tools
LM LICENSE FILE=/n/auspex/s10/chip/euterpe/tools/s1/license/license.dat
DISPLAY=clio:0.0 SL_TOTAL_DURATION=500 CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/bin/gastatus -ds gards/hc0-pass1 ) | (mv gards/hc0-
pass1.pcomp.lis gards/hc0-pass1.pcomp.lis.ERROR; false)
Requires a minimum license of gardsfel_3 or gardsl_3 .
Applicable licenses available at your installation :
                        gardsconfig_3
Checked out one user token of a gardsconfig_3 license.
GARDS PCOMP 7.119 -- Physical Compiler
Copyright (c) 1994 SILVAR-LISCO. All rights reserved.
                   Started at: 94/09/20 12:40:42
Design: hc0-pass1
PCOMP Version 7.1.19 of April 29, 1994
Processing Logic description: HC
Processing Expansion level: SLNET
... Start of netlist processing.
... Circuit name: HC
... Processing CDL.
... CHIPNAME: SOFA;
... Processing header of user PDL.
... PHYSICALLIB: PBUILD;
... Processing header of system PDL.
... PHYSICALLIB: PBUILD;
... Processing rest of user PDL.
... Processing rest of system PDL. ... Processing TDL.
... TECHNOLOGYLIB: SOFA;
... Computed Grid_Size = 1000
... Final Processing.
... Successful physical compilation (with warnings).
>>> Loading logical netlist.
... Successful completion. GARDS design file created.
```

: 94/09/20 12:41:02

Exhibit C6

Terminated at

```
Elapsed CPU time
                        : 0 Hrs
                                            8 Secs
                                   0 Mins
Elapsed wall clock time : 0 Hrs
                                   0 Mins
                                           20 Secs
Tue Sep 20 12:41:14 PDT 1994
HOME=/n/auspex/s10/chip/euterpe/tools
LM_LICENSE_FILE=/n/auspex/s10/chip/euterpe/tools/s1/license/license.dat
DISPLAY=clio:0.0 SL_TOTAL DURATION=500 CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif hc0-pass1.pim -xrf gards/hc0-pass1.xrf -dff
gards/hc0-pass1.dff -noHole \
      -obstructionPdl /n/auspex/s10/chip/euterpe/gards/sofa/sofa.pdl \
      -obstructionCdl /n/auspex/s10/chip/euterpe/gards/sofa/sofa.cdl \
      -libraryPdl gards/hc0-pass1macros.pdl -ecl -tech mobi -sdl \
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif: Preparing input files...
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif: Reading
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.pdl...
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif: Reading gards/hc0-pass1.dff...
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif: Fetching bounding box from
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.cdl...
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif: Checking
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.cdl for fixed obstructions...
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif: Checking
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.cdl for Ecl obstructions...
cat: write error: Broken pipe
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif: Processing the hc0-pass1.pim file...
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: 52 rows (52 non-empty) ...spanning 28
columns (28 maximum cells/row) ...for a total of 1088 cells were written to `hco-
passl.pim.pif.0'.
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: (1914, 491) to (2328,
653) [207 by 54 ECL atoms]
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: 8796 ECL atoms placed in
11178 [-414 obstructions] atom area [81.72% dense]
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: WARNING: Potential errors, check warnings
file 'hc0-pass1.pim.warn'
#pim2pif.ex Version 0.2.14 Tue Sep 13 17:03:51 PDT 1994 mv hc0-pass1.pim.warn gards
HOME=/n/auspex/s10/chip/euterpe/tools
LM LICENSE FILE=/n/auspex/s10/chip/euterpe/tools/s1/license/license.dat
DISPLAY=clio:0.0 SL_TOTAL_DURATION=500 CHIPROOT=/n/auspex/sl0/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/bin/pifpack hc0-pass1.pim.pif -obstructionPdl
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.pdl \
            -obstructionCdl
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.cdl \
            -libraryPdl gards/hc0-pass1macros.pdl -ecl -tech mobi \
            -trueSqueeze 40 -distance 6 -packBothEdges
/n/auspex/s10/chip/euterpe/tools/bin/pifpack: Preparing input files...
/n/auspex/s10/chip/euterpe/tools/bin/pifpack: Fetching bounding box from
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.cdl...
/n/auspex/s10/chip/euterpe/tools/bin/pifpack: Reading
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.cdl...
/n/auspex/s10/chip/euterpe/tools/bin/pifpack: Reading
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.pdl...
/n/auspex/s10/chip/euterpe/tools/bin/pifpack: Packing right edge...
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: Final width 195 ECL atoms, squeezed out
12 ECL atoms ... which may include up to 0 ECL atoms of obstructions
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: 52 rows (52 non-empty) ...spanning 27
columns (28 maximum cells/row) ...for a total of 1088 cells were written to `hco-
pass1.pim.pif.packed'.
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: (1914, 491) to (2304,
653) [195 by 54 ECL atoms]
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: 8796 ECL atoms placed in 10530 [-390
obstructions] atom area [86.75% dense] #pim2pif.ex Version 0.2.14 Tue Sep 13 17:03:51 PDT
/n/auspex/s10/chip/euterpe/tools/bin/pifpack: Packing left edge...
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: Final width 195 ECL atoms, squeezed out 0
ECL atoms ...which may include up to 0 ECL atoms of obstructions
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: 52 rows (52 non-empty) ...spanning 27
columns (28 maximum cells/row) ...for a total of 1088 cells were written to `hco-
passl.pim.pif.packed'.
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: (1914, 491) to (2304,
```

```
653) [195 by 54 ECL atoms]
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: 8796 ECL atoms placed in 10530 [-390
obstructions] atom area [86.75% dense] #pim2pif.ex Version 0.2.14 Tue Sep 13 17:03:51 PDT
1994 HOME=/n/auspex/s10/chip/euterpe/tools
LM_LICENSE_FILE=/n/auspex/s10/chip/euterpe/tools/s1/license/license.dat
DISPLAY=clio:0.0 SL_TOTAL_DURATION=500 CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/bin/pif2pim hc0-pass1.pim.pif.packed -xrf gards/hc0-
pass1.xrf -dff gards/hc0-pass1.dff \
      -obstructionPdl /n/auspex/s10/chip/euterpe/gards/sofa/sofa.pdl \
      -obstructionCdl /n/auspex/s10/chip/euterpe/gards/sofa/sofa.cdl \
      -libraryPdl gards/hc0-pass1macros.pdl -ecl -tech mobi -sdl \
      -collapseRows -noSpacers -noAlign -noOffset
/n/auspex/s10/chip/euterpe/tools/bin/pif2pim: Preparing input files...
/n/auspex/s10/chip/euterpe/tools/bin/pif2pim: Reading gards/hc0-pass1.dff...
/n/auspex/s10/chip/euterpe/tools/bin/pif2pim: Reading
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.pdl...
/n/auspex/s10/chip/euterpe/tools/bin/pif2pim: Fetching bounding box from
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.cdl...
/n/auspex/s10/chip/euterpe/tools/bin/pif2pim: Reading
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.cdl...
//n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: 160 rows 29 columns written to `hc0-
passl.pim.pif.packed.pim'
#pim2pif.ex Version 0.2.14 Tue Sep 13 17:03:51 PDT 1994 mv hc0-pass1.pim.pif.packed
gards/hc0-pass1.pif
**** GPLACE hc0-pass1
Tue Sep 20 12:42:02 PDT 1994
sed -e 's!DESIGN NAME!hc0-pass1!' -e "s!EDIF_FILE!hc0-pass1.sdl!" -e 's!
CHIPROOT!/n/auspex/sl0/chip/euterpe! -e 's!TECH GPLACE!qplace.mobi234!' -e 's!TECH REDIT!
redit.mobi234! < /n/auspex/s10/chip/euterpe/proteus/misc/gards.vrf > gards/hc0-pass1.vrf
rm -f gards/gplace.nic cd gards; if HOME=/n/auspex/s10/chip/euterpe/tools
LM LICENSE FILE=/n/auspex/s10/chip/euterpe/tools/s1/license/license.dat
DISPLAY=clio:0.0 SL TOTAL DURATION=500 CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/bin/gastatus -p -s hc0-pass1; then \
      /usr/5bin/echo 'deletegroup use; ok' > gplace.nic;fi /usr/5bin/echo 'readpif hc0-
pass1.pif; ok\nwritenof hc0-pass1.nof; use; ok\nexitsave\nexitnosave' >> gards/gplace.nic
(echo "cd `abspath`/gards; \
      HOME=/n/auspex/s10/chip/euterpe/tools
LM LICENSE FILE=/n/auspex/s10/chip/euterpe/tools/s1/license/license.dat
DISPLAY=clio:0.0 SL_TOTAL_DURATION=500 CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/sl/bin/invoke gplace hc0-pass1 -listing hc0-
pass1.gplace.lis -cmdin gplace.nic -colorin gplace.mobi234 -inbat 1"
      /usr/local/bin/rexec staypuft sh &&
HOME=/n/auspex/s10/chip/euterpe/tools
LM_LICENSE_FILE=/n/auspex/s10/chip/euterpe/tools/s1/license/license.dat
DISPLAY=clio:0.0 SL_TOTAL_DURATION=500 CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/bin/gastatus -sp gards/hc0-pass1) | (mv gards/hc0-
pass1.nof gards/hc0-pass1.nof.ERROR; rm -f hc0-pass1.nof; false)
Requires a minimum license of xgplace1_3 or gards1_3 .
Applicable licenses available at your installation:
                        gardsconfig_3
94/09/20 12:42:06 Check out of a license failed.
94/09/20 12:42:06 Will attempt again to check out a license in 2 minutes...
94/09/20 12:44:06 Now attempting to check out a license.
Checked out one user token of a gardsconfig 3 license.
GARDS GPLACE 7.119 -- General Placer
Copyright (c) 1994 SILVAR-LISCO. All rights reserved. Design: hc0-pass1 Started at: 94/09/20 12:42:05
 GPLACE Version 7.1.19 of November 22, 1993
No component hierarchy found; select by hierarchy disabled.
Loading components...
Loading nets...
```

Loading logical types...
Processing physical types...
Loading cell_types...
Creating net-comp xref table...

: 94/09/20 12:49:35 Terminated at : 0 Hrs 3 Mins 41 Secs Elapsed CPU time Elapsed wall clock time : 0 Hrs 7 Mins 30 Secs rm -f gards/gplace.nic /n/auspex/s10/chip/euterpe/tools/bin/gasavepins gards/hc0-pass1.dff Updating: gards/hc0-pass1.dff gmake[2]: *** [gards/hc0-pass1.nof] Segmentation fault (core dumped) gmake[2]: Leaving directory \N/auspex/root/s10/chip/euterpe/verilog/bsrc/hc' gmake[1]: *** [hc0.short.nets] Error 1 gmake[1]: Leaving directory /N/auspex/root/s10/chip/euterpe/verilog/bsrc/hc' gmake: *** [hc0gards] Error 1 [finished at Tue Sep 20 12:49:40 PDT 1994 -- exit status 0]

Sent:

Tuesday, September 20, 1994 3:28 PM 'Gregg Kellogg' Re: I128ba problems in simulator

To:

Subject:

Try ~lisa/bin/sgi5/tgdb; it should do better. Let me know if you need terp or uvterp; I have fixed ones of those, also.

lisa

From: Lisa Robinson [lisar@nosferatu]

Sent: Tuesday, September 20, 1994 3:31 PM

To: 'jeffm@nosferatu'

Cc: 'mws@nosferatu'; 'woody@nosferatu'; 'billz@nosferatu'; 'tbr@nosferatu'

Subject: expctest

xcorrupt.

Dump in /n/nosferatu/s1/euterpe/verilog/bsrc/expctest.

Lisa R.

Exhibit C6

Sent:

Tuesday, September 20, 1994 3:53 PM

To:

'software-checkins-dist'

Subject:

gnu-tools/sim/terp simgdb.c

Update of /p/cvsroot/gnu-tools/sim/terp In directory calliope:/N/hyperion/root/s1/lisa/gnu-tools/sim/terp

Modified Files:

simgdb.c

Log Message:

Removed superfluous return.

From: Jay Tomlinson [woody@melpomene]

Sent: Tuesday, September 20, 1994 5:04 PM

To: 'Lisa Robinson'

Cc: 'tbr@nosferatu'; 'billz@nosferatu'; 'mws@nosferatu'; 'jeffm@nosferatu'

Subject: gtlbaccess1

Lisa Robinson wrote (on Mon Sep 19):

Dump in /n/rhodan/s3/euterpe/verilog/bsrc/gtlbacccess1.*

Lisa R.

Lisa,

Please re-run this with DUMPSTART=9000. I think the problem is in nb (please dump all the way down). It looks like the store request is written into the array and overwritten before it can be read out. Just it case please also dump lt, gt, and uu. I suspect that actually multiple requests get overwritten but the actual test failure is the first one that I saw.

thanks,

Jay

Exhibit C6

lisa

Sent:

Tuesday, September 20, 1994 6:21 PM

To:

'software-checkins-dist'

Subject:

gnu-tools/sim/terp events.c execloop.c siminit.c

Update of /p/cvsroot/gnu-tools/sim/terp
In directory calliope:/N/hyperion/root/s1/lisa/gnu-tools/sim/terp

Modified Files:

events.c execloop.c siminit.c

Log Message:

Keep track of how many threads we "stop" when idling; don't let all of the cylinders get stopped.

tbr

Sent:

Tuesday, September 20, 1994 6:39 PM

To:

'vanthof'

Subject:

pest

Follow Up Flag: Follow up

Flag Status:

Red

Is it there yet? Just got:

tbr@staypuft ~/euterpe/verilog/bsrc/io 475 % pest

Running pest (Path ESTimator) compiled on Tue Sep 20 23:26:51 GMT 1994

Processing a: Mobimos, Flop/Latch design

path -> xbffedh8s 2.0 xbbufdh8s .25 xbmux5dh8s .25 xbmuxff2dh24s SetSwingType: WARNING! Unknown swing xbffedh at line -1

Invalid first gate xbffedh8s. Either specify a correct gate or swing/power level: xbffdh12s || h12s

path ->

```
'geert@gamoгга'
To:
                     output of euterpe/verilog/bsrc/cc/.checkoutrc
Subject:
Tue Sep 20 20:19:26 PDT 1994 (geert Tue, 20 Sep 1994 20:19:02 -0700)
euterpe/verilog/bsrc/cc
   [Release BOM (V10.0) in euterpe/verilog/bsrc/cc (Tue Sep 20 20:19:26 PDT 1994)]
Dir
         euterpe/verilog/bsrc/cc
                                                                   BOM 10.0
9.1
         .checkoutrc
                                                                       (No)
         Makefile
                                                                       (1.5)
1.6
         cc.V
                                                                       (1.9)
1.11
1.3
         cc.ut
                                                                       (1.2)
5.7
         cc_control.pim
                                                                       (5.6)
1.3
         cccounter.pla
1.3
         ccdecode.pla
         ccinprog.pla
1.2
4.2
         ccnbgo. Veqn
                                                                       (4.1)
                                                                       (1.3)
1.5
         cctester.V
         cctester.h
1.1
5.4
         genpim.pl
                                                                       (5.3)
                                                                       (5.2)
5.3
         pimlib.pl
         power.tab.local
5.1
===> running euterpe/verilog/bsrc/cc/.checkoutrc (Tue Sep 20 20:20:25 PDT
1994) <===
# turn off pgroute
  -f nopgroute ] | touch nopgroute
 use padtiles
 -f usepadtiles ] || touch usepadtiles
# use pifpack
 -f usepifpack ] || touch usepifpack
# insert an instance of the clock tree
 -f addclock ] || touch addclock
# Disable old dcell placement obstruction # [ -f gards/noobs ] || touch gards/noobs # #
Now do it . . .
gmake GARDS_DISPLAY=clio:0.0 cc-iter
gmake[1]: Entering directory
 /N/auspex/root/s10/chip/euterpe/verilog/bsrc/cc'
cat /n/auspex/s10/chip/euterpe/proteus/verilog/diff.h cc.V | /lib/cpp -P -C -B | sed -e
'/^$/d'> cc.v.tmp mv cc.v.tmp cc.v cat
/n/auspex/s10/chip/euterpe/proteus/verilog/dxlib/xlib.config
/n/auspex/s10/chip/euterpe/proteus/verilog/dclib/clib.config
/n/auspex/s10/chip/euterpe/proteus/verilog/delib/elib.config > v2e.config rm -f emerge.tab
cp /n/auspex/s10/chip/euterpe/proteus/misc/emerge.tab emerge.tab.tmp chmod +w
emerge.tab.tmp awk '\{if($1 == "N") print "createport top", $2, "input"; \}
if($1 == "N") print "addportproperty top", $2, "GARDS_SAVE"; }'
\ /n/auspex/s10/chip/euterpe/compass/baseplate/toplabel.ly | sed 's/\"//g'
      emerge.tab.tmp
sed -e s/(...)/[(..)]/1<2>/' < emerge.tab.tmp > emerge.tab rm -f emerge.tab.tmp
/usr/local/bin/perl genpim.pl > pim.tmp mv pim.tmp cc-passl.pim Tue Sep 20 20:20:38 PDT
1994 CHIPROOT=/n/auspex/sl0/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/bin/v2e -host staypuft cc.v -o cc.v2e -l cc.v2e.log -y .
```

Buffalo Chip [chip@gamorra]

Tuesday, September 20, 1994 10:21 PM

From:

Sent:

```
-y /n/auspex/s10/chip/euterpe/proteus/verilog/mlib
+libext+.v -y /n/auspex/s10/chip/euterpe/proteus/verilog/dxlib -y
/n/auspex/s10/chip/euterpe/proteus/verilog/dclib -y
/n/auspex/s10/chip/euterpe/proteus/verilog/delib
1 compilation error
V2E 1.0a Sep 20, 1994 20:17:16
  * Copyright Cadence Design Systems Inc.
        All Rights Reserved.
                                  Licensed Software.
  * Confidential and proprietary information which is the *
        property of Cadence Design Systems Inc.
Compiling source file "cc.v"
Scanning library directory "."
Scanning library directory
"/n/auspex/s10/chip/euterpe/proteus/verilog/mlib"
Scanning library directory
"/n/auspex/s10/chip/euterpe/proteus/verilog/dxlib"
Warning! library directory
"/n/auspex/sl0/chip/euterpe/proteus/verilog/dclib" was specified but not needed.
Warning! library directory
"/n/auspex/s10/chip/euterpe/proteus/verilog/delib" was specified but not needed.
"cc.v", 114: too many module port connections
End of V2E 1.0a
                 Sep 20, 1994 20:17:22
gmake[1]: *** [cc.v2e] Error 1
gmake[1]: Leaving directory
/N/auspex/root/s10/chip/euterpe/verilog/bsrc/cc'
gmake: *** [ccgards] Error 1
   [finished at Tue Sep 20 20:20:48 PDT 1994 -- exit status 0]
```

Sent:

Buffalo Chip [chip@ghidra] Tuesday, September 20, 1994 10:38 PM

To:

'geert@ghidra'

Subject:

output of euterpe/verilog/bsrc/cj/.checkoutrc

The output from euterpe/verilog/bsrc/cj/.checkoutrc is 176k, so it is not included in this mail message. Instead, check the file

/n/tmp/chiplog/geert.ghidra.7738.euterpe-verilog-bsrc-cj

(which is accessible from all machines). This file will disappear in about 5 days.

By the way, the exit status returned by .checkoutrc was 0.

From: Geert Rosseel [geert@ambiorix]

Sent: Tuesday, September 20, 1994 10:49 PM

To: 'agc@ambiorix'; 'tbr@ambiorix'

Subject: cc not working in /u/chip

I ran cc in /u/chip and I got:

CHIPROOT=/n/auspex/s10/chip/euterpe /n/auspex/s10/chip/euterpe/tools/bin/v2e -host st aypuft cc.v -o cc.v2e -l cc.v2e.log -y . -y /n/auspex/s10/chip/euterpe/proteus/verilo g/mlib +libext+.v -y /n/auspex/s10/chip/euterpe/proteus/verilog/dxlib -y /n/auspex/s10/chip/euterpe/proteus/verilog/dclib -y /n/auspex/s10/chip/euterpe/proteus/verilog/de lih

1 compilation error

V2E 1.0a Sep 20, 1994 20:17:16

* Copyright Cadence Design Systems Inc. 1990. *

* All Rights Reserved. Licensed Software.

* Confidential and proprietary information which is the *

property of Cadence Design Systems Inc.

Compiling source file "cc.v"

Scanning library directory "."

Scanning library directory "/n/auspex/s10/chip/euterpe/proteus/verilog/mlib"

Scanning library directory "/n/auspex/s10/chip/euterpe/proteus/verilog/dxlib"

Warning! library directory "/n/auspex/s10/chip/euterpe/proteus/verilog/dclib" was spe cified but not needed.

Warning! library directory "/n/auspex/s10/chip/euterpe/proteus/verilog/delib" was spe cified but not needed.

"cc.v", 114: too many module port connections

End of V2E 1.0a Sep 20, 1994 20:17:22

gmake[1]: *** [cc.v2e] Error 1

Geert

tbr

Sent:

Tuesday, September 20, 1994 11:05 PM

To:

'Geert Rosseel'

Cc:

'agc@ambiorix'; 'billz'

Subject:

cc not working in /u/chip

Follow Up Flag: Follow up

Flag Status:

Red

Geert Rosseel wrote (on Tue Sep 20):

I ran cc in /u/chip and I got:

CHIPROOT=/n/auspex/s10/chip/euterpe /n/auspex/s10/chip/euterpe/tools/bin/v2e -host st aypuft cc.v -o cc.v2e -1 cc.v2e.log -y . -y /n/auspex/s10/chip/euterpe/proteus/verilo g/mlib +libext+.v -y /n/auspex/s10/chip/euterpe/proteus/verilog/dxlib -y /n/auspex/s1 0/chip/euterpe/proteus/verilog/dclib -y /n/auspex/s10/chip/euterpe/proteus/verilog/de

1 compilation error

V2E 1.0a Sep 20, 1994 20:17:16

* Copyright Cadence Design Systems Inc. 1990.

Licensed Software. All Rights Reserved.

* Confidential and proprietary information which is the *

property of Cadence Design Systems Inc.

Compiling source file "cc.v"

Scanning library directory "."

Scanning library directory "/n/auspex/s10/chip/euterpe/proteus/verilog/mlib"

Scanning library directory "/n/auspex/s10/chip/euterpe/proteus/verilog/dxlib" Warning! library directory "/n/auspex/s10/chip/euterpe/proteus/verilog/dclib" was spe cified but not needed.

Warning! library directory "/n/auspex/s10/chip/euterpe/proteus/verilog/delib" was spe cified but not needed.

"cc.v", 114: too many module port connections

End of V2E 1.0a Sep 20, 1994 20:17:22

gmake[1]: *** [cc.v2e] Error 1

Geert

Which BOM are you working off. There is a lot of stuff in flux in cc. As far as I know BOM 9.0 compiles OK.

```
Tuesday, September 20, 1994 11:05 PM
                      'Geert Rosseel'
To:
                      'agc@ambiorix'; 'billz@aphrodite'
Cc:
Subject:
                      cc not working in /u/chip
Geert Rosseel wrote (on Tue Sep 20):
   I ran cc in /u/chip and I got :
   CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/bin/v2e -host st
   aypuft cc.v -o cc.v2e -l cc.v2e.log -y . -y /n/auspex/s10/chip/euterpe/proteus/verilo
   g/mlib +libext+.v -y /n/auspex/sl0/chip/euterpe/proteus/verilog/dxlib
-y /n/auspex/s1
   0/chip/euterpe/proteus/verilog/dclib -y /n/auspex/s10/chip/euterpe/proteus/verilog/de
   lib
   1 compilation error
   V2E 1.0a
              Sep 20, 1994 20:17:16
     * Copyright Cadence Design Systems Inc.
                                                   1990.
                                        Licensed Software.
           All Rights Reserved.
     * Confidential and proprietary information which is the *
            property of Cadence Design Systems Inc.
   Compiling source file "cc.v"
   Scanning library directory "." Scanning library directory
"/n/auspex/s10/chip/euterpe/proteus/verilog/mlib"
   Scanning library directory
"/n/auspex/s10/chip/euterpe/proteus/verilog/dxlib"
   Warning! library directory
"/n/auspex/s10/chip/euterpe/proteus/verilog/dclib" was spe
   cified but not needed.
   Warning! library directory
"/n/auspex/s10/chip/euterpe/proteus/verilog/delib" was spe
   cified but not needed.
   "cc.v", 114: too many module port connections
   End of V2E 1.0a Sep 20, 1994 20:17:22
   gmake[1]: *** [cc.v2e] Error 1
   Geert
Which BOM are you working off. There is a lot of stuff in flux in cc.
As far as I know BOM 9.0 compiles OK.
```

Tim B. Robinson [tbr@aphrodite]

Exhibit C6

Tim

From:

Sent:

From: Lisa Robinson [lisar@nosferatu]

Sent: Tuesday, September 20, 1994 11:10 PM
To: 'woody@nosferatu'; 'jeffm@nosferatu'

Cc: 'mws@nosferatu'; 'billz@nosferatu'; 'tbr@nosferatu'

Subject: gtlbaccess1

New dump as requested (at long last!) /n/rhodan/s3/euterpe/verilog/bsrc/gtlbaccess1.*

From: Jay Tomlinson [woody@demeter]

Sent: Tuesday, September 20, 1994 11:33 PM

To: 'Lisa Robinson'

Cc: 'billz@nosferatu'; 'jeffm@nosferatu'; 'mws@nosferatu'; 'tbr@nosferatu'

Subject: gtlbaccess1

I suggest billz look at this, because I think the problem is in nb.

Lisa Robinson wrote (on Tue Sep 20):

New dump as requested (at long last!) /n/rhodan/s3/euterpe/verilog/bsrc/gtlbaccess1.*

From: Lisa Robinson [lisar@nosferatu]

Sent: Wednesday, September 21, 1994 12:29 AM

To: 'jeffm@nosferatu'

Cc: 'mws@nosferatu'; 'woody@nosferatu'; 'billz@nosferatu'; 'tbr@nosferatu'

Subject: expctest

New expctest dump as requested (I may not have dumped all you need)

/n/rhodan/s3/euterpe/verilog/bsrc/expctest.*

tbr

Sent:

Wednesday, September 21, 1994 12:53 AM

To:

'vanthof'

Cc:

'ericm'; 'gmo'; 'brendan'

Subject:

topt

Follow Up Flag: Follow up

Flag Status:

Red

Is there any possibility that when topt reads in a strength file from an earlier run it somehow touches the file and so changes the modified date?

I'm still trying to get to the bottom of the erratic Makefile behavior and I have a log from a 'gmake -d' which suggests that in pass1, it makes the cj-pass1.strength file, then makes the gards/cj-pass1macros.pld file as I would expect. However when it came to the recursive invokation of gmake to run pass 2 it reported that the cj-pass1.strength file was *newer* than the gards/cj-pass1macros.pdl file and so it went back and ran a bunch of pass 1 stuff again.

For reference the log is in ~tbr/euterpe/verilog/bsrc/cj/makerrs

tbr

Sent:

Wednesday, September 21, 1994 12:14 PM

To:

'tom'

Subject:

/u/chip

Follow Up Flag: Follow up

Flag Status:

Red

I have removed all the intermediate .edif and .v2e files in euterpe in /u/chip. We are back to 44MB and the newly release Makefiles will now dump these in the gards subdirs.

From: Tom Laidig [tom@clio]

Sent: Wednesday, September 21, 1994 12:29 PM

To: 'Tim B. Robinson'

Subject: Re: /u/chip

Tim B. Robinson writes:

If have removed all the intermediate .edif and .v2e files in euterpe in /u/chip. We are back to 44MB and the newly release Makefiles will now |dump these in the gards subdirs.

Great! I still think it would be wise to open up more free space, but this cuts down the urgency a bit.

Tom L

tbr

Sent:

Wednesday, September 21, 1994 1:12 PM

To:

'Tom Laidig'

Subject:

Re: /u/chip

Follow Up Flag: Follow up

Flag Status:

Red

Tom Laidig wrote (on Wed Sep 21):

Tim B. Robinson writes:

If have removed all the intermediate ledif and lv2e files in euterpe in /u/chip. We are back to 44MB and the newly release Makefiles will now dump these in the gards subdirs.

Great! I still think it would be wise to open up more free space, but this cuts down the urgency a bit.

There may be other derived stuff that can go there too, but it's likely to be small.

tbe@microunity.com

Sent:

Wednesday, September 21, 1994 2:08 PM

To:

'Wayne Freitas'

Cc:

'abbott@microunity.com'; 'noel@microunity.com'; 'tbe@microunity.com';

'hchu@microunity.com'; 'hestia@microunity.com'; 'h@microunity.com'

Subject: Re: Electrical system definition

On September 20, Wayne Freitas wrote:

>This is the list of descrepencies primarily between the MediaComputer >Technical Summary and the Digital Terminal specification. I need to >know what items are correct for verifying Hestia. So if the individuals >listed below could provide their comments to help straighten this list >out I would greatly appreciate it.

>Thanks, >Wayne >snip< HD -

Operating Temperature 0 to 50 deg C

MC -0 to 50 deg C derated to 40 deg between 2,000 and 10,000 ft. DT -0 to 50 deg C

>tbe/Herman, could you comment on these?

All of the above are out of date; the HD and DT specs don't deal with altitude in combination with temperature and the MC spec should only go to 7000 feet. Since that is our own spec, I suggest we change it as follows for the first units.

Because of the power growth seen since March, we have been saying that the first trial units will meet 0 to 40 C up to 7000 feet altitude. Until we build and thermally test functioning units, we should not sign up to a wider temperature range. It seems too risky to me to gaurantee performance above this level without survey test data. I suggest the 50 C spec should be deferred for now.

I think that when the final (functioning) Calliope and Euterpe power dissipation is known and the corresponding performance and temperature rises are measured is the time to derive prudent environmental specs, negotiate them with our customers, and make any necessary design mods to meet same.

-Tom

Tom Eich MicroUnity Systems Engineering, Inc. 255 Caspian Dr. Sunnyvale, CA 94089 (408)734-8100, (408)734-8136 fax

tbe@microunity.com

From: Richard Dickson [dickson@ghidra]

Sent: Wednesday, September 21, 1994 6:32 PM

To: 'tbr@ghidra'

Subject: csyn

tim

it only 1/2 Mbyte now. i'll go thru it tonite and digest it.

-rw-r--r- 1 dickson 435456 Sep 21 16:27 tbr_euterpe-pass1.csyn

dickson

From: Lisa Robinson [lisar@rhodan]

Sent: Wednesday, September 21, 1994 6:35 PM

To: 'billz@rhodan'; 'woody@rhodan'

Cc: 'dickson@rhodan'; 'jeffm@rhodan'; 'mws@rhodan'; 'tbr@rhodan'

Subject: knobreallyeasy

This just does a l64li of octlet 24 then stores it back. The correct value is committed to the register file e0e0e0e0e0e0e0e but then the test goes to x.

Dump in /n/rhodan/s3/euterpe/verilog/bsrc/knobreallyeasy.*

vant [vanthof@hestia]

Sent:

Wednesday, September 21, 1994 7:18 PM

To:

'Eldred Felias'

Cc:

'Dave Van't Hof'; 'Geert Rosseel'; 'Mark Hofmann'

Subject:

gtib waffles.

Eldred

I've completed the generation of the waffles for the gtlb. Can you copy the file:

/u/vanthof/compass/mobi/euterpe/gtlb_waf.ly

to your area, then run drc's? if it passes, or is easily fixed, then force the chekin of this cell to proteus.

Thanks,

Dave

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,

"What rolls down stairs, alone or in pairs, rolls over the neighbor's dog?

What's great for a snack and fits on your back? It's log, log, log!" LOG from BLAMMO! (tm) All kids love Log! #incluce <std_disclaim.h>

tbr

Sent:

Wednesday, September 21, 1994 7:57 PM

To:

'Richard Dickson'

Subject:

csyn

Follow Up Flag: Follow up

Flag Status:

Red

Richard Dickson wrote (on Wed Sep 21):

tim

it only 1/2 Mbyte now. i'll go thru it tonite and digest it.

-rw-r--r-- 1 dickson 435456 Sep 21 16:27 tbr_euterpe-pass1.csyn

Progress at least. I expect most of it is still the 1p xlu outputs.

Eric Murray [ericm@microunity.com]

Sent:

Wednesday, September 21, 1994 8:18 PM

To:

'Tim B. Robinson'

Cc:

'hopper@microunity.com'; 'vanthof@microunity.com'; 'brianl@microunity.com';

'geert@microunity.com'; 'sysadmin@microunity.com'

Subject:

Re: Ahrrghh!!! missing data

Tim B. Robinson wrote:

> ERROR! Could not stat

/n/auspex/s10/chip/euterpe/proteus/custom/caps/cap.lib

yea, i just had a network problem. actually about three different problems. i have them straightened out now, though i'll need to make a replacement cable tomorrow.

ericm

ericm@microunity.com

tbr

Sent:

Wednesday, September 21, 1994 9:05 PM

To:

'hopper'; 'vanthof'; 'brianl'

Cc:

'geert'; 'sysadmin'

Subject:

Ahrrghh!!! missing data

Follow Up Flag: Follow up

Flag Status:

Red

I think this is a network glitch. On gammora a build in /u/chip just died because topt crashed with:

ERROR! Could not stat /n/auspex/s10/chip/euterpe/proteus/custom/caps/cap.lib

However:

tbr@gamorra ~/euterpe/verilog/bsrc/cj 603 % ls -ls /n/auspex/s10/chip/euterpe/proteus/cu stom/caps/cap.lib

33 -rw-r--r-- 1 chip

33557 Sep 21 10:20 /n/auspex/s10/chip/euterpe/proteus/custom/caps/cap.lib

Tim B. Robinson [tbr@aphrodite]

Sent:

Wednesday, September 21, 1994 9:05 PM

To:

'hopper@aphrodite'; 'vanthof@aphrodite'; 'brianl@aphrodite'

Cc:

'geert@aphrodite'; 'sysadmin@aphrodite'

Subject:

Ahrrghh!!! missing data

I think this is a network glitch. On gammora a build in /u/chip just died because topt crashed with:

ERROR! Could not stat /n/auspex/s10/chip/euterpe/proteus/custom/caps/cap.lib

However:

tbr@gamorra ~/euterpe/verilog/bsrc/cj 603 % ls -ls /n/auspex/s10/chip/euterpe/proteus/cu stom/caps/cap.lib

33 -rw-r--r-- 1 chip

33557 Sep 21 10:20

/n/auspex/s10/chip/euterpe/proteus/custom/caps/cap.lib

tbr

Sent:

Wednesday, September 21, 1994 9:07 PM

To:

'hopper'; 'sysadmin'

Cc:

'geert'; 'brianl'

Subject:

Correction

Follow Up Flag: Follow up

Flag Status:

Red

Sorry, the build that died was on staypuft. However, the file is visible there too now:

tbr@staypuft ~/euterpe/verilog/bsrc/cdio 536 % ls -ls /n/auspex/s10/chip/euterpe/proteus/custom/caps/cap.lib 33557 Sep 21 10:20 /n/auspex/s10/chip/euterpe/proteus/custom/caps/cap.lib 33 -rw-r--r- 1 chip

Tim B. Robinson [tbr@aphrodite]

Sent:

Wednesday, September 21, 1994 9:07 PM

To:

'hopper@aphrodite'; 'sysadmin@aphrodite'

Cc:

'geert@aphrodite'; 'brianl@aphrodite'

Subject:

Correction

Sorry, the build that died was on staypuft. However, the file is visible there too now:

tbr@staypuft ~/euterpe/verilog/bsrc/cdio 536 % ls -ls
/n/auspex/s10/chip/euterpe/proteus/custom/caps/cap.lib
33 -rw-r--r- 1 chip 33557 Sep 21 10:20
/n/auspex/s10/chip/euterpe/proteus/custom/caps/cap.lib

tbr

Sent:

Wednesday, September 21, 1994 9:28 PM

To:

'Eric Murray'

Cc:

'brianl@MicroUnity.com'; 'geert@MicroUnity.com'; 'hopper@MicroUnity.com';

'sysadmin@MicroUnity.com'; 'vanthof@MicroUnity.com'

Subject:

Re: Ahrrghh!!! missing data

Follow Up Flag: Follow up

Flag Status:

Eric Murray wrote (on Wed Sep 21):

Tim B. Robinson wrote:

> I think this is a network glitch. On gammora a build in /u/chip just

> died because topt crashed with:

> ERROR! Could not stat /n/auspex/s10/chip/euterpe/proteus/custom/caps/cap.lib

yea, i just had a network problem. actually about three different problems. i have them straightened out now, though i'll need to make a replacement cable tomorrow.

OK, I'll restart this lot and see if it fares any better.

Wednesday, September 21, 1994 9:28 PM Sent: To: 'Eric Murray' 'brianl@microunity.com'; 'geert@microunity.com'; 'hopper@microunity.com'; Cc: 'sysadmin@microunity.com'; 'vanthof@microunity.com' Subject: Re: Ahrrghh!!! missing data Eric Murray wrote (on Wed Sep 21): Tim B. Robinson wrote: > I think this is a network glitch. On gammora a build in /u/chip just > died because topt crashed with: > ERROR! Could not stat /n/auspex/s10/chip/euterpe/proteus/custom/caps/cap.lib yea, i just had a network problem. actually about three different problems. i have them straightened out now, though i'll need to make a replacement cable tomorrow. OK, I'll restart this lot and see if it fares any better. Tim

Tim B. Robinson [tbr@aphrodite]

From:

From: Lisa Robinson [lisar@nosferatu]

Sent: Wednesday, September 21, 1994 11:17 PM

To: 'jeffm@nosferatu'; 'billz@nosferatu'

Cc: 'tbr@nosferatu'

Subject: dramload

I can't seem to reproduce this failure in verilog. I seem to have managed to get the model to read the .in files (which I hand split) but euterpe just reads x out of them.

The failure in zycad land was that a 128 bit load from dram seem to result in an unexpected extra commit to the register file of the octlet jumbled corect data. I'll re-run with some extra signals dumped.

Jeff your dramsplit splits into 2 files 32 bits wide shouldn't it be 16 bits wide?

This is what I get with 32 bit wide data

Warning! Too many digits in "dramh.in" at line 1 [Verilog-TMDAL] "dv_euterpe_wrap.v", 291: \$readmemh("dramh.in", sdram1.memory);

Lisa R.

From: Jay Tomlinson [woody@demeter]

Sent: Thursday, September 22, 1994 12:20 AM

To: 'tbr@demeter'
Subject: Makefile.?

Tim,

I do not know if this has anything to do with any of the Makefiles that you have been changing, but when I try to make lt-pass1.size I get the following error:

Writing output to gards/lt.v2e

0 warnings 0 errors

End of V2E 1.0a Sep 21, 1994 22:09:06

Wed Sep 21 22:12:56 PDT 1994

CHIPROOT=/n/auspex/s20/woody/chip/euterpe /n/auspex/s20/woody/chip/euterpe/tools/bin/emerge -f -R -p emerge.tab -e gards/lt.v2e -o gards/lt.edif -O gards/lt.eme rge.log

Running emerge compiled on Wed Sep 21 23:46:30 GMT 1994

Consuming edif file gards/lt.v2e Found edif structure: LT_46_V2E

Funny thing is it work a few minutes ago?! FYI, I commented out the upper bits of the tag and it saved about 1500 atoms.

jay

tbr

Sent:

Thursday, September 22, 1994 12:24 AM

To:

'Jay Tomlinson'

Subject:

Makefile.?

Follow Up Flag: Follow up

Flag Status:

Red

Jay Tomlinson wrote (on Wed Sep 21):

Tim,

I do not know if this has anything to do with any of the Makefiles that you have been changing, but when I try to make lt-pass1.size I get the following error:

Writing output to gards/lt.v2e 0 warnings 0 errors End of V2E 1.0a Sep 21, 1994 22:09:06 Wed Sep 21 22:12:56 PDT 1994 CHIPROOT=/n/auspex/s20/woody/chip/euterpe /n/auspex/s20/woody/chip/euterpe/tools /bin/emerge -f -R -p emerge.tab -e gards/lt.v2e -o gards/lt.edif -O gards/lt.eme rge.log

Running emerge compiled on Wed Sep 21 23:46:30 GMT 1994

Consuming edif file gards/lt.v2e Found edif structure: LT 46 V2E

ERROR! Multiple Design statements in edif. Please fix before continuing. rhodan:[~/chip/euterpe/verilog/bsrc/lt]\$ grep -i design gards/lt.v2e (author "Cadence Design Systems Inc.") (rename DESIGN_LIB "DESIGN_LIB") (design (libraryRef DESIGN LIB))) (design (libraryRef DESIGN LIB)))) rhodan:[~/chip/euterpe/verilog/bsrc/lt]\$

Dunno what that could be. Did v2e report more than one highest level modules?

Funny thing is it work a few minutes ago?! FYI, I commented out the upper bits of the tag and it saved about 1500 atoms.

With regard to all the makefile changes, I suggest you pick up the latest Makefile.share. Then you can delete the local v2e rule in your It Makeile as there is now a generic one in Makefile.share.

I have been building about 6 sections in /u/chip and I have not seen any trouble.

From: Mark Hofmann [hopper@cyclops]

Sent: Thursday, September 22, 1994 5:11 AM

To: 'Richard Dickson'
Cc: 'Tim B. Robinson'

Subject: Re: core dump

Richard Dickson writes:

mark,

at dickson/euterpe/verilog/bsrc/mc theres a core file. aaa is my log file.

/n/rama/s5/dickson/euterpe/tools/bin/pim2pif.ex: (2014, 35) to (2816, 479) [401 by 148 ECL atoms]
/n/rama/s5/dickson/euterpe/tools/bin/pim2pif.ex: 21003 ECL atoms placed in 59348
[-3108 obstructions] atom area [37.35% dense]
#pim2pif.ex Version 0.2.15 Wed Sep 21 10:07:08 PDT 1994
/n/rama/s5/dickson/euterpe/tools/bin/pifpack: Packing left edge...
Segmentation fault (core dumped)
gmake[2]: **** [gards/mc-iter.pif] Error 11
gmake[2]: Leaving directory `/N/rama/root/s5/dickson/euterpe/verilog/bsrc/mc'
gmake[1]: **** [gards/mc-iter] Error 1
gmake[1]: Leaving directory `/N/rama/root/s5/dickson/euterpe/verilog/bsrc/mc'
gmake: *** [mcgards] Error 1

Rich-

This is bizarre, the core file _is_ from pim2pif.ex. However I just re-ran with what I think is your exact data and everything went fine. Could you try a re-run?

-thanks, hopper From: Geert Rosseel [geert@ambiorix]

Thursday, September 22, 1994 12:32 PM Sent:

'agc@ambiorix'; 'billz@ambiorix'; 'dickson@ambiorix'; 'geert@ambiorix'; 'mws@ambiorix'; 'tbr@ambiorix'; 'vo@ambiorix'; 'woody@ambiorix' To:

Subject: Latest routing results

If anybody wants to look at the latest routing results, they are stored in \sim geert/chip/euterpe/verilog/bsrc/gards.save

Geert

From: Sent:

Richard Dickson [dickson@demeter] Thursday, September 22, 1994 12:35 PM 'geert@demeter'

To: Subject: routed blocks

geert,

mst and gf are ready. mc should be reafdy soon. mc core dumped on me last nite but its running now. should be done in a couple of hours. its at dickson/euterpe/verilog/bsrc/mst and gf

dickson`

```
Thursday, September 22, 1994 12:42 PM
Sent:
                      'Geert Rosseel'; 'Tim B. Robinson'
To:
Subject:
                      output of euterpe/verilog/bsrc/io/.checkoutrc (fwd)
Could you look in to this?
-thanks.
hopper
Buffalo Chip writes:
   From chip@tomato Thu Sep 22 17:36:21 1994
   Date: Thu, 22 Sep 1994 17:36:18 -0700
   From: chip@tomato (Buffalo Chip)
   Message-Id: <199409230036.RAA28028@tomato.microunity.com>
   To: hopper@tomato
   Subject: output of euterpe/verilog/bsrc/io/.checkoutrc
   Thu Sep 22 17:34:42 PDT 1994 (hopper Thu, 22 Sep 1994 17:34:19 -0700)
euterpe/verilog/bsrc/io
      [Release BOM (V11.0) in euterpe/verilog/bsrc/io (Thu Sep 22 17:34:43 PDT 1994)]
                                                                         BOM
            euterpe/verilog/bsrc/io
   Dir
11.0
   9.1
             .checkoutrc
   1.9
            Makefile
   9.1
            clean-request
   8.1
            genpim0.pl
   8.4
            genpim1.pl
(8.3)
   7.4
            io control.pim
   8.2
            io control 2.pim
   6.1
            io ififo.V
            io_iphase.Veqn
   6.1
            io_ofifo.V
   6.1
   6.1
            io_ophase.Veqn
            io_scioff_6.V
io_scioff_9.V
   6.1
   6.1
   3.1
            iocount.pla
            iodrive.V
   3.2
            iofs.Veqn
   3.1
            iorate.V
   3.2
   3.4
            iosync.V
   4.6
            pimlib.pl
            power.tab.local
   7.1
   ===> running euterpe/verilog/bsrc/io/.checkoutrc (Thu Sep 22 17:34:50 PDT 1994) <===
   gmake: `clean' is up to date.
   gmake[1]: *** [gards/io0-iter] Error 1
   gmake: *** [io0gards] Error 1
   #
     turn off pgroute
     -f nopgroute ] || touch nopgroute
   [
     use padtiles
     -f usepadtiles ] || touch usepadtiles
   [
     use pifpack
     -f usepifpack ] || touch usepifpack
     insert an instance of the clock tree
   #
```

Mark Hofmann [hopper@cyclops]

From:

```
[ -f addclock ] || touch addclock
   # Disable old dcell placement obstruction
   [ -f gards/noobs ] || touch gards/noobs
   # Now do it . . .
   gmake GARDS DISPLAY=clio:0.0 gards/io0-iter
   gmake[1]: Entering directory
\N/auspex/root/s10/chip/euterpe/verilog/bsrc/io'
   # Final report
      Done if no timing errors
       Iterate if only correctable timing errors
       Give up if uncorrectable timing errors
   CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/bin/topt -p
/n/auspex/s10/chip/euterpe/proteus/misc/power.tab -p power.tab.local -h
/n/auspex/s10/chip/euterpe/proteus/leafgen/dcload/dcload.lib -h
/n/auspex/s10/chip/euterpe/proteus/e
                                      xlax/dcload/dcload.lib -h
/n/auspex/s10/chip/euterpe/proteus/custom/dcload/dcload.lib -g
/n/auspex/s10/chip/euterpe/proteus/leafgen/toptList -g
/n/auspex/s10/chip/euterpe/proteus/exlax/toptList -g
/n/auspex/s10/chip/euterpe/proteus/custom/toptList \
      -A /n/auspex/s10/chip/euterpe/proteus/leafgen/caps/cap.lib -A
/n/auspex/s10/chip/euterpe/proteus/exlax/caps/cap.lib -A
/n/auspex/s10/chip/euterpe/proteus/custom/caps/cap.lib -H
/n/auspex/s10/chip/euterpe/proteus/leafgen/time/tim.lib -H
                   /euterpe/proteus/custom/time/tim.lib -H
/n/auspex/s10/chip
/n/auspex/s10/chip/euterpe/proteus/exlax/time/tim.lib
      -1 926 \
      -e gards/io0.edif -K io0-base.strength -L io0-base.netcap \
      -s gards/io0-final.stat -O gards/io0-final.topt.log \
      -z 2 -M mobimos -R -t 50 -b 10 -a 24 -S; \
   case $? in \
      0) echo -n '**** converged in 0 iteration'; \
               cp gards/ordered.all.nets gards/io0.ordered.all.nets; \
         if (expr 0 = 1 > /dev/null) then \
            echo ' ****';
         else \
            echo 's ****'; \
         touch gards/io0-iter;; \
      1) if (expr 0 \> 8 > /dev/null) then \
            exit 1; \
              else \
            cp io0-base.pim io0-iter.pim; \
            gmake GARDS_DISPLAY=clio:0.0 CYCLETIME=895 gards/io0-iter.garout.lis || exit
1; \
            cp gards/ordered.all.nets gards/io0.ordered.all.nets; \
            cp io0-iter.netcap io0-base.netcap; \
            cp io0-iter.strength io0-base.strength; \
            gmake GARDS DISPLAY=clio:0.0 ITERATION=`expr 0 + 1` gards/io0-iter; \
         fi ;; \
      *) exit 1;; \
  esac
  Running topt (Power OPTimizer) compiled on Wed Sep 21 23:45:40 GMT 1994
  Processing a: Mobimos, Flop/Latch design
      Consuming edif file gards/io0.edif
     Found edif structure: gards_47_io0_46_edif
      Flattening edif;
     IORATE already flat.
                              found 1073 nets in gards_47_io0_46_edif
     found 423 instances;
      Consuming power table information file
```

```
/n/auspex/s10/chip/euterpe/proteus/misc/power.tab
       Consuming power table information file power.tab.local
         Reading Stats file
/n/auspex/s10/chip/euterpe/proteus/leafgen/stats.ecl
         Reading Stats file
/n/auspex/s10/chip/euterpe/proteus/leafgen/stats.cmos
         Reading Stats file
/n/auspex/s10/chip/euterpe/proteus/exlax/stats.ea
         Reading Stats file
/n/auspex/s10/chip/euterpe/proteus/custom/stats.ecl
         Reading Legal Cell List file
/n/auspex/s10/chip/euterpe/proteus/leafgen/toptList
         Reading Legal Cell List file
/n/auspex/s10/chip/euterpe/proteus/exlax/toptList
   ReadLegalCellFile: Warning! No atoms info for ealnf36s9x4a
         Reading Legal Cell List file
/n/auspex/s10/chip/euterpe/proteus/custom/toptList
         Performing Edif Transformations...
         Reading DC Loads file
/n/auspex/s10/chip/euterpe/proteus/leafgen/dcload/dcload.lib
         Reading DC Loads file
/n/auspex/s10/chip/euterpe/proteus/exlax/dcload/dcload.lib
         Reading DC Loads file
/n/auspex/s10/chip/euterpe/proteus/custom/dcload/dcload.lib
         Reading LPE extracted data from io0-base.netcap.
         Reading pin cap values from
/n/auspex/s10/chip/euterpe/proteus/leafgen/caps/cap.lib
         Reading pin cap values from
/n/auspex/s10/chip/euterpe/proteus/exlax/caps/cap.lib
         Reading pin cap values from
/n/auspex/s10/chip/euterpe/proteus/custom/caps/cap.lib
       Status information in gards/io0-final.stat
   Warning! Cell cgclockbias not on legal cell list.
      Any gate in it's path is not AC power optimized
      No swing calculations will be performed
   Warning! Cell sccgdr not on legal cell list.
      Any gate in it's path is not AC power optimized
      No swing calculations will be performed
       Pruning flattened network of unused instances... 0 pruned in 1
pass.
       Checking/Setting swing values...
      Found 5 Warnings! Please check stat file!
         Reading Cap/Delay table file
/n/auspex/s10/chip/euterpe/proteus/leafgen/time/tim.lib
         Reading Cap/Delay table file
/n/auspex/s10/chip/euterpe/proteus/custom/time/tim.lib
   Warning! Cell cache at line 4 is not in legal cell list Warning! Cell cahalf at line 10 is not in legal cell list
   Warning! Cell cr at line 13 is not in legal cell list
   Warning! Cell ctag at line 20 is not in legal cell list
   Warning! Cell gtlb at line 23 is not in legal cell list
   Warning! Cell sccgbfr0 at line 52 is not in legal cell list
   Warning! Cell scsof3v3 at line 188 is not in legal cell list
         Reading Cap/Delay table file
/n/auspex/s10/chip/euterpe/proteus/exlax/time/tim.lib
       Connecting floating differential inputs to net vref Oph ...
      Connected 0 inputs to net vref_Oph...
       Reading the drive strength file io0-base.strength and setting power levels
   NOTE! Cell cgclockbias has strength of 0
       DC Load checks only for cell(s):
      eawwlvref56s7x4a eawwlvref20s10x1a eawwlvref16s2x4a xbc01df32s
      xbc01df24s xbc01df16s xbc01df12s xbc01df8s xbc01df6s xbc01df4s
      xbc01df2s xbc01 xbcmos2ecldf16s xbcmos2ecldf12s xbcmos2ecldf8s
      xbcmos2ecldf4s xbcmos2ecldf2s xbcmos2ecl
   Warning! No CKFI_AD1PH pin capacitance data for cgclockbias
```

Warning! No CKFI_BD1PH pin capacitance data for cgclockbias Warning! No CKRI_AD1PH pin capacitance data for cgclockbias Warning! No CKRI_BD1PH pin capacitance data for cgclockbias Warning! No CLR_ABM<8> pin capacitance data for cgclockbias No CLR_ABM<7> pin capacitance data for cgclockbias Warning! Warning! No CLR ABM<6> pin capacitance data for cgclockbias No CLR_ABM<5> pin capacitance data for cgclockbias Warning! No CLR ABM<4> pin capacitance data for cgclockbias Warning! Warning! No CLR_ABM<3> pin capacitance data for cgclockbias No CLR_ABM<2> pin capacitance data for cgclockbias Warning! Warning! No CLR ABM<1> pin capacitance data for cgclockbias Warning! No CLR ABM<0> pin capacitance data for cgclockbias Warning! No PHI_ANM<8> pin capacitance data for cgclockbias Warning! No PHI_ANM<7> pin capacitance data for cgclockbias Warning! No PHI_ANM<6> pin capacitance data for cgclockbias No PHI_ANM<5> pin capacitance data for cgclockbias Warning! No PHI_ANM<4> pin capacitance data for cgclockbias Warning! No PHI_ANM<3> pin capacitance data for cgclockbias Warning! Warning! No PHI ANM<2> pin capacitance data for cgclockbias No PHI_ANM<1> pin capacitance data for cgclockbias Warning! No PHI_ANM<0> pin capacitance data for cgclockbias Warning! Warning! No PHI BNM<8> pin capacitance data for cgclockbias No PHI BNM<7> pin capacitance data for cgclockbias Warning! Warning! No PHI BNM<6> pin capacitance data for cgclockbias No PHI BNM<5> pin capacitance data for cgclockbias Warning! No PHI_BNM<4> pin capacitance data for cgclockbias Warning! Warning! No PHI_BNM<3> pin capacitance data for cgclockbias Warning! No PHI_BNM<2> pin capacitance data for cgclockbias No PHI_BNM<1> pin capacitance data for cgclockbias Warning! No PHI BNM<0> pin capacitance data for cgclockbias Warning! Warning! No RD BM<8> pin capacitance data for cgclockbias No RD BM<7> pin capacitance data for cgclockbias Warning! No RD_BM<6> pin capacitance data for cgclockbias Warning! No RD_BM<5> pin capacitance data for cgclockbias Warning! No RD BM<4> pin capacitance data for cgclockbias Warning! No RD BM<3> pin capacitance data for cgclockbias Warning! No RD BM<2> pin capacitance data for cgclockbias Warning! No RD BM<1> pin capacitance data for cgclockbias Warning! No RD_BM<0> pin capacitance data for cgclockbias Warning! Warning! No SI_AM<8> pin capacitance data for cgclockbias No SI_AM<7> pin capacitance data for cgclockbias Warning! Warning! Warning! No SI_AM<6> pin capacitance data for cgclockbias Warning! No SI_AM<5> pin capacitance data for cgclockbias Warning! No SI_AM<4> pin capacitance data for cgclockbias Warning! No SI_AM<3> pin capacitance data for cgclockbias Warning! No SI_AM<2> pin capacitance data for cgclockbias Warning! No SI AM<1> pin capacitance data for cgclockbias Warning! No SI AM<0> pin capacitance data for cgclockbias No VFFMAX pin capacitance data for cgclockbias Warning! Warning! No VFFMIN pin capacitance data for cgclockbias Warning! No VFFNOM pin capacitance data for cgclockbias No VFFREFMAX pin capacitance data for cgclockbias Warning! Warning! No VFFREFMIN pin capacitance data for cgclockbias Warning! No VFFREFNOM pin capacitance data for cgclockbias No VFFREFVAR pin capacitance data for cgclockbias Warning! No VFFVAR pin capacitance data for cgclockbias Warning! Warning! No VRRG<2> pin capacitance data for cgclockbias No VRRG<1> pin capacitance data for cgclockbias Warning! Warning! No VRRG<0> pin capacitance data for cgclockbias No XFER_BM<8> pin capacitance data for cgclockbias Warning! Warning! No XFER_BM<7> pin capacitance data for cgclockbias No XFER_BM<6> pin capacitance data for cgclockbias Warning! Warning! No XFER_BM<5> pin capacitance data for cgclockbias No XFER_BM<4> pin capacitance data for cgclockbias Warning! Warning! No XFER BM<3> pin capacitance data for cgclockbias No XFER BM<2> pin capacitance data for cgclockbias Warning! No XFER BM<1> pin capacitance data for cgclockbias Warning! Warning! No XFER BM<0> pin capacitance data for cgclockbias

Warning! No ckfi_ad0ph pin capacitance data for sccgdr Warning! No ckfi_bd0ph pin capacitance data for sccgdr

Ignoring these nets: PHI B2P PHI A2P vref 0ph

Optimizing power... Iteration: 1

Path power optimizer IntrinsicWarning: Warning! No clk_to_q flipflop fanin 1 delay for flipflop scsynchll Cell scsynchll using 'intrinsic delay + .7RC' calculations.

IntrinsicWarning: Warning! No setup gate fanin 1 delay for flipflop scsynchll for input pin D0_AD0PF

IntrinsicWarning: Warning! No clk_to_q gate fanin 1 delay for gate xbcmos2ecldf2s for input pin CIN_ABM

ERROR! 123 paths exceeded cycle time. Check status file.

DC Load Calculations

ERROR! 5 under-powered instances based on DC load. Unpowered Instance check: 1 found.

Savings by squeezing out extra time = (2246 - 2246) = 0.00% Change from original input power = (2246 - 2246) = 0.00%

NOTE: 773 unpowered nets.

atom bjt isrc pld 3311 6388 5118 4860 Atoms: count atom bjt clock

BJT Totals: 423

Memory usage: 22.977MB

Exit code: 2 (Failed Max Timing) gmake[1]: Leaving directory

\n/auspex/root/s10/chip/euterpe/verilog/bsrc/io'

[finished at Thu Sep 22 17:36:18 PDT 1994 -- exit status 1]

-thanks, hopper

thanks, mark hofmann hopper@microunity.com 408 734 8100

Herman Chu [hchu@phobos.microunity.com] Thursday, September 22, 1994 1:19 PM

Sent: To: Cc:

'noel@phobos.microunity.com'; 'trancy@phobos.microunity.com' 'hchu@phobos.microunity.com'; 'hestia@phobos.microunity.com';

'euterpe@phobos.microunity.com'

Subject:

TAB Lead Steady-state Thermal Testing/Analysis

I have performed testing on the TAB leads in an isolated bare TAB frame, that is no die/ST, no PCB, and no heat sink attached. I tried to measure temperature as close to the powered leads as possible while minimizing the disturbance to the overall thermal characteristics of the TAB frame (The Uncertainty Principle). The current thermal and electrical test equipments that we have are not adequate for precise measurements for this

level of packaging test, nonetheless, with the limited time that I have for testing and evaluation, the results provided me with valuable ball park estimates of the thermal performance of the leads under intended operating

environement.

The lead temperature was not measured directly, therefore the lead temperature results presented below are based upon test results and analytical extrapolations.

2 cases were tested. The first case was tested with only 1 lead powered on, and in the seconde case 5 leads were powered on.

Results:

The estimated lead temperatures are presented in the following table:

Test Case	1- Single Lead	2- 5 Leads
T surrounding	50 deg C	50 deg C
Current/Lead	0.33 Amp	0.33 Amp
Estimated Lead Temperature	59 deg C	76 deg C

Discussions:

- 1. Temperatures were measured at other locations that were placed gradually
- away from the powered leads. Based upon those results, it was clear that the polyimide will not provide efficient thermal spreading if a lot of powered leads will be concentrated together.
- 2. There was a significant lead temperature difference (17 deg C) between a single lead powered on case and 5 leads powered on case. There are two corner sections in the latest Eu TAB frame layout that in each have 32 power leads congregated together right next to each other. This might be a potential thermal problem.
- 3. I performed the test applying a range of current through the leads. If
- anyone is interested in that data please let me know.

Please let me know if you guys need clarification on my test setup and assumptions.

Herman

From: Richard Dickson [dickson@gamorra]

Thursday, September 22, 1994 3:43 PM Sent:

To: 'euterpe@gamorra'

Subject: csyn error

you'all

here another one i'm not sure of ...

error (DiffInputNodePairCheck.755) in file "tbr_euterpe-pass1.splvs": leaf-inp ut differential is missing a complementary leaf-input

instance path: top.xxlug_ctrldatag_q_9ag_q_9a_62_126p9p_1.xlrsltr9_n_62

cellname path: top.scsmf3v3 .sis1 ad1ph

dickson

tbr

Sent:

Thursday, September 22, 1994 3:58 PM

To:

'Richard Dickson'

Cc:

'euterpe@gamorra'; 'bill'

Subject:

csyn error

Follow Up Flag: Follow up

Flag Status:

Red

Richard Dickson wrote (on Thu Sep 22):

you'all

here another one i'm not sure of ...

error (DiffInputNodePairCheck.755) in file "tbr_euterpe-pass1.splvs": leaf-inp ut differential is missing a complementary leaf-input

instance path: top.xxlug_ctrldatag_q_9ag_q_9a_42_106p7p_1.xlrsltr9_42

cellname path: top.scsmf3rv3

.is3_ad1ph

instance path: top.xxlug_ctrldatag_q_9ag_q_9a_62_126p9p_1.xlrsltr9_n_62

cellname path: top.scsmf3v3

.sis1_ad1ph

I think bill may need to look at the 3rd stage XLU schematic to track this one down.

```
Thursday, September 22, 1994 3:58 PM
Sent:
                       'Richard Dickson'
To:
                       'euterpe@gamorra'; 'bill@aphrodite'
Cc:
Subject:
                       csyn error
Richard Dickson wrote (on Thu Sep 22):
   you'all
   here another one i'm not sure of ...
   error (DiffInputNodePairCheck.755) in file "tbr_euterpe-pass1.splvs":
leaf-inp
   ut differential is missing a complementary leaf-input
            instance path:
top.xxlug_ctrldatag_q_9ag_q_9a_42_106p7p_1.xlrsltr9_42 cellname path: top.scsmf3rv3 .is3_ad1ph
            instance path:
top.xxlug_ctrldatag_q_9ag_q_9a_62_126p9p_1.xlrsltr9_n_62
            cellname path: top.scsmf3v3
.sis1_ad1ph
I think bill may need to look at the 3rd stage XLU schematic to track this one down.
Tim
```

Tim B. Robinson [tbr@aphrodite]

From:

tbr

Sent:

Thursday, September 22, 1994 4:07 PM

To:

'Richard Dickson'

Subject:

euterpe/verilog/bsrc/es escntrl.V

Follow Up Flag: Follow up

Flag Status: Red

Richard Dickson wrote (on Thu Sep 22):

Update of /p/cvsroot/euterpe/verilog/bsrc/es
In directory rhodan:/N/rama/root/s5/dickson/euterpe/verilog/bsrc/es

Modified Files:

escntrl.V

Log Message:

fix csyn error

How come non of these have shown up in simulation?

Tim

From: Wayne Freitas [wayne@echidna]

Sent: Thursday, September 22, 1994 6:11 PM

To: 'graham@echidna'; 'yves@echidna'

Cc: 'hestia@echidna'

Subject: Meeting minutes from Part 68 review

These are the notes I took, please comment if I've missed anything.

Part 68 preliminary review

Attendee's: Graham, Jean-Yves, Wayne, Cliff Denchfield.

Gave a simple over to Cliff of our product and how the phone interface would be used. Explained that primary use of phone jack was for the unit to dial out for billing or status.

Cliff then gave us a summary of registering for part 68 to the FCC.

Application package was submitted with the following data:

Application form

Adequacy agreement form

Data on phone jack

Exhibit "D" Description of Unit

brochure

or write-up on product

Exhibit "E" Technical Information

Block diagram of circuitry pertaining to the phone

Parts lists

Photo of top and bottom of PCA

Exhibit "F"

Test data these are the test that he performs

Signal Power level in/out of band

Line balance

DTMF

Ringer equivilent

Environmental temp

Hi-pot

Surge

Exhibit "G1" bit bucket

Q.A. plan

Compliance test plan

Label info and location

User info (manual)

All this information is open to public records except for Exhibit "E" if you indicate that it is confidential.

During the test process the product is tested for performance, then is ran through the environmental test and back through performance.

Cliff indicated that the tests takes 3 working days and that it typically takes 3 - 5 weeks for the FCC to approve.

We also found out that there are 3 catagories that we can file for.

Dialing, No dialing, and Multimedia. Discussion centered around the difference between Dialing which is typical for your standard modem and Multimedia. It seems that if we registered for Dialing and what to incorporate Fax or Audio at a later date we would have to refile. This would limit us to not being able to upgrade new software features such a fax features into or exsisting products out in the field without putting on a new label. We also discussed that the unit was able to be upgraded remotely (V22.bis, V32, Fax, etc) and how would this affect our filing. Cliff is going to check into if we can apply and also into if we can apply for a Multimedia catagory even if we don't have the feature incorporated at the time of registration.

Cliff gave a brief overview of the difference between Part 68 and Canada's DOC CS03.

We then reviewed the board and parts list and found out that we need to change the surge protection resistors to 10 ohm metal oxide and the EMI caps to support a rating of 1500 VAC for high-pot testing.

The last issue involved the DAA, where do to some tricky labeling we end up being responsible for making sure that the DAA will meet our requirements. The outcome was that we would need to notify Mfg. that a QA incoming inspection and test procedure needed to be put into place.

Action items:

Cliff to review catagory listing to see if we can apply for Multimedia, and if it support soft field upgrades.

Cliff to provide detailed/technical information on tests ran during verification process.

Cliff to provide difference between FCC and DOC

Cliff to provide document of sequence of procedures for getting Hestia through FCC Part 68.

Wayne to find vendor contact name for RJ11 jack so Cliff can submit request for Manufacurers compliance to Part 68 requirements.

From: Sent: Tom Karzes [karzes@microunity.com] Thursday, September 22, 1994 7:36 PM

To:

'softheads@microunity.com'; 'euterpe@microunity.com'

Subject:

field deposit/withdraw immediate assignments

Hi folks,

I just want to make yet another correction to what I said at the software meeting today. It turns out that the immediate assignments for the field deposit/withdraw instructions were reversed in the encoding table, not the instruction descriptions. The hardware, software, tests, and documentation are being changed to reflect this.

So, if you have an old copy of the documentation, you need to change the column names of the encoding table to correspond to what's shown below.

Guillermo is changing the assembler and simulator to reflect these changes. However, I believe he plans to keep the assembler syntax as it currently is, so be warned.

The correct immediate assignments for field deposit/withdraw are:

```
use (imm1 & (size - 1)) as shift amount use (imm2 & (size - 1)) as fsize - 1
```

Encoding Table:

size	amount	fsize - 1	imm1	imm2
64	abcdef	pqrstu	abcdef	pqrstu
32	0bcdef	0qrstu	1bcdef	lqrstu
16	00cdef	00rstu	11cdef	11rstu
8	000def	000stu	111def	111stu
4	0000ef	0000tu	1111ef	1111tu
2	00000f	00000u	11111f	11111u
1	000000	000000	111111	111111

Range restriction:

```
0 <= amount < size</pre>
```

The group size can be obtained from imm1 & imm2 as follows:

imm1 & imm2	size
	-
0xxxxx	64
10xxxx	32
110xxx	16
1110xx	8
11110x	4
111110	2
111111	1

Illegal combinations occur when imm1 + imm2 >= size, in which case an exception should be generated.

Tom Karzes

^{1 &}lt;= fsize <= size - amount

From: Ken Hsieh [ken@clytemnestra]

Sent: Thursday, September 22, 1994 7:46 PM

To: 'tbr@aphrodite'

Subject: Ticket 492: godzilla / full

tbr wrote:

>

> Root file system on godzilla is full.

>

> tbr@godzilla ~/euterpe/verilog/bsrc/hc 493 % df /

> Filesystem kbytes used avail capacity Mounted on

>/dev/sd0a 15671 14996 0 106% /

> tbr@godzilla ~/euterpe/verilog/bsrc/hc 494 %

> /: write failed, file system is full

>

> /: write failed, file system is full

Cleaned.

ken

Tim B. Robinson [tbr@aphrodite]

Sent:

Thursday, September 22, 1994 8:00 PM

To:

'graham@aphrodite'; 'tbe@aphrodite'; 'ras@aphrodite'; 'yves@aphrodite'; 'rich@aphrodite';

'bfox@aphrodite'

Cc:

'hestia@aphrodite'; 'pmayer@aphrodite'

Subject:

Main board placement

We have enough placement done on the main board to know where the major problems are. I'd like to meet in the morning at 10am (eng conference room) to decide how to proceed. Copies of the plot have been distributed.

Major areas of concern are:

- 1. via fannout around calliope/euterpe. Current design rules seem to indicate we have to go a considerable distance before having enough room to drop vias. This is bad for the decoupling caps for two reasons. First we get longer than desirable traces; second the via field then takes up most of the room leaving not enough space to fit in all the caps.
- 2. It's marginal as to whether there is sufficient area in the cable section to accommodate all the components.
- There is no room to fit the contingency VCOs.
- 4. Some of the baluns have been pushed out into the digital area. There is in fact no way to get the required traces to them with the current keep outs, but in addition this location is not acceptable for noise reasons.

There is good news! We appear to have no problems in the digital area, or with the audio, video, and phone sections.

tbr

Sent:

Thursday, September 22, 1994 8:30 PM

To:

'trouble@clytemnestra'

Subject:

Ticket 492: godzilla / full

Follow Up Flag: Follow up

Flag Status:

Red

Ken Hsieh wrote (on Thu Sep 22):

tbr wrote:

> Root file system on godzilla is full.

> tbr@godzilla ~/euterpe/verilog/bsrc/hc 493 % df /

> Filesystem

kbytes used avail capacity Mounted on

> /dev/sd0a

15671 14996 0 106% /

> tbr@godzilla ~/euterpe/verilog/bsrc/hc 494 %

> /: write failed, file system is full

> /: write failed, file system is full

Cleaned.

Thanks

lisa

Sent:

Thursday, September 22, 1994 8:42 PM

To:

'software-checkins-dist'

Subject:

gnu-tools/sim/terp memory.h memory.c execloop.c

Update of /p/cvsroot/gnu-tools/sim/terp
In directory calliope:/N/hyperion/root/s1/lisa/gnu-tools/sim/terp

Modified Files:

memory.h memory.c execloop.c

Log Message:

Yet another hack for endianness problems -- now even the easy cases in execute_loop must call move_data (which had to be exported from memory.c so that it could be called). Of course, if we are willing to do this, we could just as well do the hard cases here, too. Better would be to rework this stuff so that it's both organized and optimized (and correct :-).

tbe@MicroUnity.com

Sent:

Thursday, September 22, 1994 10:05 PM

To:

'Patricia Mayer'

Cc:

'tbr'; 'bfox'; 'jt'

Subject: Re: main PCB questions

>Hi Tom!

>I've had several questions come up since you've been gone...Heres my list:

>* Is my SD RAM Placement OK?

Looks good to me as long as the vias are outside of the primary and secondary side keep-outs.

>* Where does the Smart card connector go?

I can go with either between the SDRAMs and the big fan hole in the middle of the pcb, or "above" the fan hole in the RF section (doesn't strike me as too good from a noise standpoint here though). What does the rat's nest indicate? I can't tell which component that connector is from the plot, so I'll stop by first thing Friday morning to find out.

>* Am I working with the actual dimensions of the board outline or is this the >"box" outline? What is the actual X,Y of Caliope and Euterpe?

Absolutely the pcb outline, the x and y of Calliope and Euterpe is per the dimensions on sheet 1 of the dxf. However, these dimensions will have to be translated to the tooling holes which are not place yet, where we will strike the pcb's datums.

>* I understand there is a hole under Caliope and Euterpe, can I route under >the chip and around that hole?

There is no hole under Calliope or Euterpe--someone's spreading rumors. There are keepouts on the secondary side for the "X" shaped chip retainer, and primary side partial ground planes under Calliope and Euterpe (thought these should be defined by the prt file just like the TAB OLB pads, but I never checked this). These planes should be slightly larger than the space transformers of those two chips, both of which will constrain the ability to route under the chip/TAB. Sorry if they were missed--they're definitely needed as they are the only path for the DC ground from the chips to the

pcb. >* Which is which, on the three F connectors?

Sorry I didn't define this with Brian. I think my external design considerations should be secondary to pcb placement and hookup requirements, so I've cc'd him to get his input (if he hasn't provided it already).

Exhibit C6

>* The Via fan-out we discussed isn't going to work... minimum spaceing is >really

>trace to trace with NO room for vias. Talked to John about this and he had a >suggestion that I'd like to talk to you about. I have the new via area drawing.

I'll come by asap Friday.

>

>Any other ideas or news? - Pattie

I will have a revised criteria drawing that will fill in remaining blanks (let's go over them tomorrow) and incorporate the items discussed above by Monday.

-Tom

Tom Eich tbe@microunity.com MicroUnity Systems Engineering, Inc. 255 Caspian Dr. Sunnyvale, CA 94089 (408)734-8100, (408)734-8136 fax

Sent:

Mark Hofmann [hopper@boreas] Thursday, September 22, 1994 10:15 PM

To:

'Geert Rosseel'

Subject:

Re: ctio

Geert Rosseel writes:

I noticed a ctiod and ctioi in ~chip/euterpe/verilog/bsrc/ctio .. Did youchange that to 0/1 already in the Makefiles ? If so, Can you/I realese it to get ythese versions. You should do a claen first to get rid of the *d and *i files

Aaargh! I _fixed_ this. Anyway, I fixed it again. It's building now. Sorry.

-mark

tbe@MicroUnity.com

Sent:

Thursday, September 22, 1994 10:31 PM

To:

'Tim B. Robinson'

Cc:

'pmayer@MicroUnity.com'; 'hestia@MicroUnity.com'; 'graham@MicroUnity.com';

'ras@MicroUnity.com'; 'yves@MicroUnity.com'; 'rich@MicroUnity.com'; 'bfox@MicroUnity.com'

Subject: Re: Main board placement

tbr wrote:

>We have enough placement done on the main board to know where the >major problems are. I'd like to meet in the morning at 10am (eng >conference room) to decide how to proceed. Copies of the plot have >been distributed.

>

>Major areas of concern are:

>

>1. via fannout around calliope/euterpe. Current design rules seem to >indicate we have to go a considerable distance before having enough >room to drop vias. This is bad for the decoupling caps for two >reasons. First we get longer than desirable traces; second the via >field then takes up most of the room leaving not enough space to fit >in all the caps.

/1 >

>2. It's marginal as to whether there is sufficient area in the cable >section to accommodate all the components.

> ~?

>3. There is no room to fit the contingency VCOs.

>

>4. Some of the baluns have been pushed out into the digital area. >There is in fact no way to get the required traces to them with the >current keep outs, but in addition this location is not acceptable for >noise reasons.

(

I think the keep outs you refer to above are just my first stab at supreme isolation, and were made to be changed. I'll be there at 10:00am.

>There is good news! We appear to have no problems in the digital >area, or with the audio, video, and phone sections.

>Tim

Hooray!

-Tom

Tom Eich tbe@microunity.com MicroUnity Systems Engineering, Inc. 255 Caspian Dr. Sunnyvale, CA 94089 (408)734-8100, (408)734-8136 fax From: Geert Rosseel [geert@ambiorix]

Sent: Thursday, September 22, 1994 10:49 PM

To: 'tbr@ambiorix'
Subject: vfiles in rg

Hi Tim,

There is nor vfiles file in /u/chip/euterpe/verilog/bsrc/rg

Geert

From: Geert Rosseel [geert@ambiorix]

Sent: Thursday, September 22, 1994 11:07 PM

To: 'tbr@ambiorix'

Subject: help on toplevel build

Hi Tim,

I cannot get passed the v2e step . The output is in ~geert/chip/euterpe/verilog/bsrc/geert_v2e.log

Can you have a look at it.

My xterm is not working propoerly so I am not sure hoe much I can get done today.

Geret

From: Jay Tomlinson [woody@demeter]

Sent: Thursday, September 22, 1994 11:52 PM

To: 'euterpe@demeter'

Subject: IMMINENT Decision: Data Cache Tag bits 63:48 ignored by hardware.

Decision to become final at midnight on Monday 9/26/94.

The data cache tag currently consists of: 63:6 physical address of the data.

5:1 protection information

dirty bit.

the physical address is compared to the physical address generated by the instruction. If they match then the cache data can be used. If they do not match, then the physical address (generated by the instruction) will be used to fetch the data to be written into the cache.

Also, if physical address bits 63:48 are not all zero, then an Illegal Address exception will be reported and the cache data will not be fetched and written into the data cache. This means that the hardware will never write the tag with any of bits 63:48 non-zero as part of a cache fill. The only way that any of these bits can be written non-zero, is by SW (store directly to the data cache tag). If SW does this, then when the cache line is accessed either a cache miss will occur or an exception will be reported due to the physical address having non-zero a value in bits 63:48.

This means that bits 63:48 are essentially useless since they can never be non-zero and meaningful.

Therefore I propose that the cache tag be logically viewed as only consisting of bits 47:6 of the physical address. These bits would not be matched to the physical address and would written/read as zero.

Jay

tbr

Sent:

Friday, September 23, 1994 12:40 AM

To:

'Geert Rosseel'

Subject:

vfiles in rg

Follow Up Flag: Follow up

Flag Status:

Red

Geert Rosseel wrote (on Thu Sep 22):

Hi Tim,

There is nor vfiles file in /u/chip/euterpe/verilog/bsrc/rg

Strange. I must have missed deleting an old v2e rule from the makefile. I'll take a look.

From: Sent:

Tim B. Robinson [tbr@aphrodite] Friday, September 23, 1994 12:40 AM 'Geert Rosseel'

To: Subject: vfiles in rg

Geert Rosseel wrote (on Thu Sep 22):

Hi Tim,

There is nor vfiles file in /u/chip/euterpe/verilog/bsrc/rg

Strange. I must have missed deleting an old v2e rule from the makefile. I'll take a look.

tbr

Sent:

Friday, September 23, 1994 12:43 AM

To:

'Geert Rosseel'

Subject:

vfiles in rg

Follow Up Flag: Follow up

......

Flag Status:

Red

Geert Rosseel wrote (on Thu Sep 22):

Hi Tim,

There is nor vfiles file in /u/chip/euterpe/verilog/bsrc/rg

I see why. There is a heak, because we currently have rgxmit in the same directory and I had to do some foolery to exclude those files.

I have gone in as chip and made vfiles by hand. If I can get a BOM at the top level for lisar, I'll then look at splitting out rgxmit into a separate directory. This will then fix the problem.

From: Sent: Tim B. Robinson [tbr@aphrodite] Friday, September 23, 1994 12:44 AM

To: Subject: 'Geert Rosseel' vfiles in rg

Geert Rosseel wrote (on Thu Sep 22):

Hi Tim,

There is nor vfiles file in /u/chip/euterpe/verilog/bsrc/rg

I see why. There is a hcak, because we currently have rgxmit in the same directory and I had to do some foolery to exclude those files.

I have gone in as chip and made vfiles by hand. If I can get a BOM at the top level for lisar, I'll then look at splitting out rgxmit into a separate directory. This will then fix the problem.

tbr

Sent:

Friday, September 23, 1994 12:46 AM

To:

'Geert Rosseel'

Subject:

help on toplevel build

Follow Up Flag: Follow up

Flag Status:

Red

Geert Rosseel wrote (on Thu Sep 22):

Hi Tim,

I cannot get passed the v2e step . The output is in \sim geert/chip/euterpe/verilog/bsrc/geert_v2e.log

Can you have a look at it.

My xterm is not working propoerly so I am not sure hoe much I can get done today.

I'll take a look.

From: Sent: Tim B. Robinson [tbr@aphrodite] Friday, September 23, 1994 12:46 AM

To: Subject: 'Geert Rosseel' help on toplevel build

Geert Rosseel wrote (on Thu Sep 22):

Hi Tim,

I cannot get passed the v2e step . The output is in ~geert/chip/euterpe/verilog/bsrc/geert_v2e.log

Can you have a look at it.

I'll take a look.

tbr

Sent:

Friday, September 23, 1994 12:47 AM

To:

'Geert Rosseel'

Subject:

help on toplevel build

Follow Up Flag: Follow up

Flag Status:

Red

Geert Rosseel wrote (on Thu Sep 22):

Hi Tim,

I cannot get passed the v2e step . The output is in \sim geert/chip/euterpe/verilog/bsrc/geert_v2e.log

Can't find this file. Is there a typo?

From: Sent:

To:

Tim B. Robinson [tbr@aphrodite] Friday, September 23, 1994 12:47 AM 'Geert Rosseel'

Subject:

help on toplevel build

Geert Rosseel wrote (on Thu Sep 22):

Hi Tim,

I cannot get passed the v2e step . The output is in ~geert/chip/euterpe/verilog/bsrc/geert_v2e.log

Can't find this file. Is there a typo?

tbr

Sent:

Friday, September 23, 1994 12:53 AM

To:

'Geert Rosseel'

Subject:

help on toplevel build

Follow Up Flag: Follow up

Flag Status:

Red

Geert Rosseel wrote (on Thu Sep 22):

Hi Tim,

I cannot get passed the v2e step . The output is in ~geert/chip/euterpe/verilog/bsrc/geert_v2e.log

Can you have a look at it.

Found it. It's getting the wrong v2e rule from somewhere, but I haven't figured out where yet . . .

From: Sent: Tim B. Robinson [tbr@aphrodite] Friday, September 23, 1994 12:53 AM

To: Subject: 'Geert Rosseel' help on toplevel build

Geert Rosseel wrote (on Thu Sep 22):

Hi Tim,

I cannot get passed the v2e step . The output is in ~geert/chip/euterpe/verilog/bsrc/geert_v2e.log

Can you have a look at it.

Found it. It's getting the wrong v2e rule from somewhere, but I haven't figured out where yet . . .

tbr

Sent:

Friday, September 23, 1994 1:20 AM

То:

'Geert Rosseel'

Subject:

help on toplevel build

Follow Up Flag: Follow up

Flag Status:

Red

Geert Rosseel wrote (on Thu Sep 22):

Hi Tim,

I cannot get passed the v2e step . The output is in ~geert/chip/euterpe/verilog/bsrc/geert_v2e.log

Can you have a look at it.

Well, it took a while to figure it out, but here's what happened.

The rule in Makefiole for \$(GARDS_DIR)/%_euterpe.v2e depends on vfiles (even though it does not actually use vfiles to figure out what files to link - it can't because you may not want all of them depending what you exclude). However, your vfiles is not up to date. Now er have the old generic rule in Makefile.rules, and gmake is deciding to use that one. It's stupid the way it chooses (thought the documentation is clear). If there are two matching rules the first on is choses *unless* that roul would require a dependeny to be remade wheras the second one would not. (It's a useless definition because which rule you get depends on just what files are lying round - it would be much more sensible for it to pick the first matching rule even if it did need to make a dependency.)

I have not bumped into this before because I have been in the habit of doing a make updatedirs before trying a top level run to be sure all my sub dirs are built. That of course leaves an up to date vfiles. I just tried it now without makin updatedirs and sure enough it fails the same way.

I'm pretty sure the old generic rule is not used anywhere so I'm going to comment it out. I'll release a new Makefile.rules.

From: Sent: Tim B. Robinson [tbr@aphrodite] Friday, September 23, 1994 1:20 AM

To: Subject: 'Geert Rosseel' help on toplevel build

Geert Rosseel wrote (on Thu Sep 22):

Hi Tim,

I cannot get passed the v2e step . The output is in ~geert/chip/euterpe/verilog/bsrc/geert v2e.log

Can you have a look at it.

Well, it took a while to figure it out, but here's what happened.

The rule in Makefiole for \$(GARDS_DIR)/%_euterpe.v2e depends on vfiles (even though it does not actually use vfiles to figure out what files to link - it can't because you may not want all of them depending what you exclude). However, your vfiles is not up to date. Now er have the old generic rule in Makefile.rules, and gmake is deciding to use that one. It's stupid the way it chooses (thought the documentation is clear). If there are two matching rules the first on is choses

unless that roul would require a dependeny to be remade wheras the second one would not. (It's a useless definition because which rule you get depends on just what files are lying round - it would be much more sensible for it to pick the first matching rule even if it did need to make a dependency.)

I have not bumped into this before because I have been in the habit of doing a make updatedirs before trying a top level run to be sure all my sub dirs are built. That of course leaves an up to date vfiles. I just tried it now without makin updatedirs and sure enough it fails the same way.

I'm pretty sure the old generic rule is not used anywhere so I'm going to comment it out. I'll release a new Makefile.rules.

tbr

Sent:

Friday, September 23, 1994 2:18 AM

To:

'doi'

Subject:

releasebom

Follow Up Flag: Follow up

Flag Status:

Red

I needed to do a releasebom in euterpe/verilog/bsrc. I deliberately wanted a downrev BOM in a sub directory (becase the latest BOM in that sub-dir has introduced a problem). I got an error, because that BOM also added a file, which of course I do not have in the downrev BOM:

Releasing BOM in /n/auspex/s15/tbr/euterpe/verilog/bsrc/cc

mkbom: The following is found in the repository (and the most recent BOM), but not locally:

mkbom:

mkbom: Files

: .checkoutrc

mkbom:

mkbom: Error: Local directory is out-of-date with respect to the repository.

Problems with mkbom - return code 1

I thought I was supposed to be a bel to release a BOM even though my local copy is down rev just as long as I have nothing uncomitted?

tbr

Sent:

Friday, September 23, 1994 2:47 AM

To:

'doi'

Subject:

releasebom

Follow Up Flag: Follow up

Flag Status:

Red

OK, so I backed out cc, by doing:

getbom -r 9.0 mv BOM foo cvs update BOM mv foo BOM cvs ci -m 'something about backing out' BOM

Then I tried to release at the top again and it still failed the same

Now, cvs status BOM seems to tell me 10.0 is the latest and my check in does not show up at all:

tbr@rhodan ~/euterpe/verilog/bsrc/cc 424 % cvs log BOM | more

RCS file: /u/chip/chip-archive/euterpe/verilog/bsrc/cc/BOM,v

Working file: BOM

head: 10.0 branch: locks: strict access list: symbolic names: comment leader: "# " keyword substitution: kv

total revisions: 18; selected revisions: 18

description:

releasebom adding BOM

revision 10.0

date: 1994/09/20 20:18:17 LT; author; geert; state: Exp; lines: +1 -1

Release Target: euterpe/verilog/bsrc/cc

Run cc in /u/chip

Yet if I look in my CVS/Entries file, the .checkoutrc (which was the file added in 10.0) is no longer there (ie it was removed by the getbom -r 9.0).

tbr@rhodan ~/euterpe/verilog/bsrc/cc 425 % more CVS/Entries /cctester.h/1.1/Fri Jul 8 11:18:36 1994 Thu Jun 30 16:23:27 1994// /cccounter.pla/1.3/Mon Aug 15 21:13:49 1994 Mon Aug 15 21:13:49 1994// /ccinprog.pla/1.2/Mon Aug 15 21:13:50 1994 Mon Aug 15 21:13:50 1994// /ccdecode.pla/1.3/Tue Sep 13 20:06:09 1994 Tue Sep 13 20:06:08 1994// /power.tab.local/5.1/Tue Sep 13 20:06:14 1994 Thu Sep 8 16:29:43 1994//

/Makefile/1.5/Thu Sep 22 23:40:40 1994 Thu Sep 22 23:40:40 1994// /cc.V/1.9/Thu Sep 22 23:40:42 1994 Thu Sep 22 23:40:41 1994// /cc.ut/1.2/Thu Sep 22 23:40:43 1994 Thu Sep 22 23:40:43 1994// /cc_control.pim/5.6/Thu Sep 22 23:40:45 1994 Thu Sep 22 23:40:45 1994// /ccnbgo.Veqn/4.1/Thu Sep 22 23:40:47 1994 Thu Sep 22 23:40:47 1994// /cctester.V/1.3/Thu Sep 22 23:40:49 1994 Thu Sep 22 23:40:49 1994// /genpim.pl/5.3/Thu Sep 22 23:40:51 1994 Thu Sep 22 23:40:51 1994// /pimlib.pl/5.2/Thu Sep 22 23:40:53 1994 Thu Sep 22 23:40:53 1994// /BOM/10.0/Fri Sep 23 00:22:42 1994 Fri Sep 23 00:13:07 1994//

Which shows the V 10.0 BOM, but the other files listed are from the 9.0 BOM.

Baffled. Lisar is trying to do it now 'cause she doesn't believe me .

From: Derek Iverson [doi@demeter]

Sent: Friday, September 23, 1994 10:37 AM

To: 'Tim B. Robinson'

Subject: releaseborn

Tim B. Robinson writes:

> Releasing BOM in /n/auspex/s15/tbr/euterpe/verilog/bsrc/cc

> mkbom: The following is found in the repository (and the most recent BOM), but not locally:

> mkbom: Files : .checkoutrc

> mkbom:

> mkbom: Error: Local directory is out-of-date with respect to the repository.

> Problems with mkbom - return code 1

> >

> I thought I was supposed to be a bel to release a BOM even though my

> local copy is down rev just as long as I have nothing uncomitted?

You can release a BOM even though a local copy is down rev. You can even release a BOM if there are files or directories in the repository that you do not have checked out *IF* they are not included in the most recent BOM. The problem you are having is that the .checkoutrc file is already part of the most recent BOM so you must also have it.

doi

From: Lisa Robinson [lisar@rhodan]

Sent: Friday, September 23, 1994 1:05 PM

To: 'sysadm@rhodan'

Cc: 'tbr@rhodan'
Subject: aphrodite

Has 2 processes stuck in DW, could we schedule a reboot after lunch.

lisar 315 0.0 0.181896 152 p0 D Sep 21 1:38 /a/zycad.5.1a/XPLUS5.1a/bin/srl2mm -S ./.xp_dir/big_a_euterpe_wrap

lisar 26035 0.0 0.185888 68 pl D Sep 21 7:02 /n/aphrodite/s3/euterpe/tools/vendor/vxi/vxi_1.1/exe/vxi

Thanks

Lisa R.

tbe@MicroUnity.com

Sent:

Friday, September 23, 1994 2:00 PM

To:

'hestia'; 'pmayer'; 'rich'; 'yves'; 'ras'; 'woody'; 'albers'; 'tbr'; 'wayne'; 'bfox'; 'arya'; 'graham'; 'dane'

Subject: 9/23 pcb meeting actions

Following are actions and status resulting from the pcb meeting held 9/23/94:

1) The prt files for Calliope and Euterpe do not include the giant ground pad connecting the space transformer to the pcb.

action: Vijay to determine the size of the pad that ensures that the space transformer's indium is always on this pad and not on the solder mask.

action: Patty to revise prt files to include this pad.

action: Jay to revise gyg files to show connection to ground.

2) Decision taken to keep the Hermes channel on the primary side between Calliope and Euterpe. The expansion channel will need to go through vias to the connector; waiting for the ECO to correct connector.

action: Dan Albers to work with Patty to get ECO implemented correctly.

3) SDRAM and analog placement area trade-offs:

action: Patty to pull SDRAM in as close as possible to Euterpe. NEWSFLASH: tbr and Patty have rearranged the SDRAM all in a line to open more area above SDRAM for VCOs and analog stuff.

action: Patty to place one VCO in space above SDRAM area;

action: tbe to support mechanical revisions to allow this with new criteria drawing.

4) A/V and phone circuits vs. VCO and RF placement area trade-offs.

action: Patty to pinch A/V and phone down to create area for VCO at top right corner of Calliope. Yves and rich to review.

action: Patty to do best fit placement of RF (cable in) circuit; bfox and Arya to support.

action: Patty to place 1080 MHz source as close to Calliope as possible; bfox to review.

5) No decision taken on possibility of eliminating the second receive channel.

action: Patty and all to work toward fitting current netlist on pcb and achieving acceptable hookup; Patty to overlap primary side through-hole devices with secondary side SMT devices to maximum extent possible within design rules.

Please post follow-ups for any other actions or status.

Tom Eich tbe@microunity.com MicroUnity Systems Engineering, Inc. 255 Caspian Dr. Sunnyvale, CA 94089 (408)734-8100, (408)734-8136 fax

tbr

Sent:

Friday, September 23, 1994 2:25 PM

To:

'ericm'

Subject:

More random behavior

Follow Up Flag: Follow up

Flag Status: Red

Fri Sep 23 19:22:49 GMT 1994

HOME=/n/auspex/s15/tbr/euterpe/tools LM_LICENSE_FILE=/n/auspex/s15/tbr/euterpe/tools/sl/license/license.dat DISPLAY=192.216.194.200:0.0 SL_TOTAL_DURATION=500

CHIPROOT=/n/auspex/s15/tbr/euterpe /n/auspex/s15/tbr/euterpe/tools/bin/net_select -h 84 -P 2 gards/rg-pass1.dff > rg.short.nets

/bin/sh: /n/auspex/s15/tbr/euterpe/tools/bin/net_select: not found

make[2]: *** [gards/rg-pass2.sdl] Error 1

make[2]: Leaving directory '/N/auspex/root/s15/tbr/euterpe/verilog/bsrc/rg'

make[1]: *** [rg.short.nets] Error 1

make[1]: Leaving directory '/N/auspex/root/s15/tbr/euterpe/verilog/bsrc/rg'

make: *** [rggards] Error 1

/usr/local/bin/pageme: pager: not found

tbr@gamorra ~/euterpe/verilog/bsrc/rg 655 %

tbr

Sent:

Friday, September 23, 1994 2:37 PM

To:

'Lisa Robinson'

Cc:

'sysadm@rhodan'

Subject:

aphrodite

Follow Up Flag: Follow up

Flag Status:

Red

Lisa Robinson wrote (on Fri Sep 23):

Has 2 processes stuck in DW, could we schedule a reboot after lunch.

315 0.0 0.181896 152 p0 D Sep 21 1:38 /a/zycad.5.1a/XPLUS5.1a/bin/srl2mm -S ./.xp_dir/big_a_euterpe_wrap

lisar 26035 0.0 0.185888 68 pl D Sep 21 7:02 /n/aphrodite/s3/euterpe/tools/vendor/vxi/vxi_1.1/exe/vxi

Thanks

Lisa R.

When the machine rioom is down would be a great time.

Tom Laidig [tom@clio]

Sent:

Friday, September 23, 1994 3:34 PM

To:

'Tim B. Robinson'

Cc:

'ericm@MicroUnity.com'; 'sysadmin@MicroUnity.com'; 'tom@MicroUnity.com'

Subject: Re: URGENT Re: disk space

Tim B. Robinson writes:

|Tom Laidig wrote (on Fri Sep 23):

-> df /u/chip/.

Filesystem

kbytes used avail capacity Mounted on

auspex3:/s10

1240589 1111449 5081 100% /N/auspex/root/s10

->

This is growing fast, kids. At this rate, we'll be full before the auspex goes down this afternoon.

Can we find a disk QUICKLY to move some stuff to? As mentioned above, I suggest we move /n/auspex/s10/tools (which is /a/muse) somewhere. That'll free up 123Meg.

|Looks like there's more I need to push down. We are getting 5-15MB | per section, and we have about 25 sections to do. So reconn 200MB | more to come if we don't change anything.

Hmm... I found out where a big slug of space went. Sometime yesterday the directory /u/chip/euterpe/verilog/bsrc grew from 29Meg to 56Meg.

Tom L

From: Tom Laidig [tom@clio]

Sent: Friday, September 23, 1994 3:43 PM

To: 'Tom Laidig'

Cc: 'tbr@aphrodite'; 'ericm@MicroUnity.com'; 'sysadmin@MicroUnity.com'; 'tom@MicroUnity.com'

Subject: Re: URGENT Re: disk space

Tom Laidig writes:

Tim B. Robinson writes:

Looks like there's more I need to push down. We are getting 5-15MB per section, and we have about 25 sections to do. So reconn 200MB more to come if we don't change anything.

Hmm... I found out where a big slug of space went. Sometime yesterday the directory /u/chip/euterpe/verilog/bsrc grew from 29Meg to 56Meg.

Sorry, that was a pretty content-free statement. I was emailing while talking to someone in the office at the same time -- a bad idea.

It turns out that all I_do_know is that the euterpe/verilog/bsrc/mst directory grew to 12Meg from some amount that was less than 10Meg; no other subdirectory of euterpe/verilog/bsrc was or is bigger than 10Meg.

Tom L

Exhibit C6

tbr

Sent:

Friday, September 23, 1994 3:44 PM

To:

'tom'

Cc:

'ericm'

Subject:

/s37

Follow Up Flag: Follow up

Flag Status:

Red

I just took a look how we are doing there, and that's alarming too:

tbr@staypuft ~/euterpe/verilog/bsrc 684 % df /n/auspex/s37 kbytes used avail capacity Mounted on

Filesystem auspex0:/s37

1847292 967855 787072 55% /N/auspex/root/s37

This will easily grow a few hundred MB more over the weekend.

Assuming we have another partition available, it's trivial to move some symlinks to stop it eventually overflowing.

tbr

Sent:

Friday, September 23, 1994 3:45 PM

To:

'Tom Laidig'

Cc:

'ericm@MicroUnity.com'; 'sysadmin@MicroUnity.com'; 'tom@MicroUnity.com'

Subject:

Re: URGENT Re: disk space

Follow Up Flag: Follow up

Flag Status:

Red

Tom Laidig wrote (on Fri Sep 23):

Tim B. Robinson writes:

Tom Laidig wrote (on Fri Sep 23):

 \rightarrow df/u/chip/.

Filesystem

kbytes used avail capacity Mounted on

auspex3:/s10

1240589 1111449 5081 100% /N/auspex/root/s10

--

This is growing fast, kids. At this rate, we'll be full before the auspex goes down this afternoon.

Can we find a disk QUICKLY to move some stuff to? As mentioned above, I suggest we move /n/auspex/s10/tools (which is /a/muse) somewhere. That'll free up 123Meg.

Looks like there's more I nned to push down. We are getting 5-15MB per section, and we have about 25 sections to do. So reconn 200MB more to come if we don't change anything.

Hmm... I found out where a big slug of space went. Sometime yesterday the directory /u/chip/euterpe/verilog/bsrc grew from 29Meg to 56Meg.

Yep, mostly in the mst directory. I expect es, mc, gf to grow over the weekend too. I'll do another round of Makefile surgery at the weekend to alleviate some of this.

From: Sent: To:

Kevin Peterson [khp@MicroUnity.com] Friday, September 23, 1994 5:42 PM 'abbott@MicroUnity.com' QAM/"terp track" receiver schedule

Subject:

Here's what I've got in my working schedule... what do you think?

task: done	s e:	xpect	accum	
	Terp track			
	cable-in rewrite/cleanups	1w	1w	
1.0				
	decision directed carrier recovery	8d	3d	
*	integrate blind timing recovery	2d		
	integrate lms eq update	5d		
	fix symbol mapping (w differential) (br	5d		
	integrate blind eq update	8 d		
*	integrate blind carrier recovery	3 d		
	fix gain adjust	1d		
	implement receiver reset	1 d		
	tune error metrics and state transition	ons lw		
	channel changing/reacquistion	2w		

waiting on henry

⁻Kevin

tbr

Sent:

Saturday, September 24, 1994 2:24 PM

To:

'Mark Hofmann'

Subject:

euterpe/verilog/bsrc/ck cktop.V

Follow Up Flag: Follow up

Flag Status: Red

Mark Hofmann wrote (on Sat Sep 24):

Update of /p/cvsroot/euterpe/verilog/bsrc/ck
In directory cyclops:/N/auspex/root/s32/hopper/chip/euterpe/verilog/bsrc/ck

Modified Files:

cktop.V

Log Message:

removed fgen.

Have you updated the top level to be consistent with this?

From: Lisa Robinson [lisar@nosferatu]

Sent: Saturday, September 24, 1994 2:47 PM

To: 'dickson@nosferatu'

Cc: 'veena@nosferatu'; 'tbr@nosferatu'

Subject: datapath

Rich I have been running the datapath tests - ones that have run ok in the past - and many fail.

I have rebuilt the tests recently but they tests do run on terp.

I am just about to get a dump of eor for you but here is some of list.

dpeandispc
dpeandspc
dpeandspc
dpeandspc
dpeandspc
dpenandspc
dpen

and many of the set's too.

Lisa R.

vant [vanthof@hestia]

Sent:

Saturday, September 24, 1994 4:10 PM

To:

Cc:

'Tom Vo'; 'B. P. Wong'; 'Eldred Felias'

Subject:

'Dave Van't Hof'; 'Mark Hofmann'; 'Geert Rosseel'; 'Lisa Robinson'; 'Tim B. Robinson'

atlb drc'

The gtlb drc run finished this morning. I started one up after the machine room came back up. There are 4 poly spacing errors and since I can't look at it from home, I don't know how severe it is. I expect these to be boundary errors only.

If you want to start using the gtlb, I think it would be safe to do so.

Eldred, if you want to see the errors, the error file is:

/u/vanthof/compass/mobi/euterpe/gtlb.err

Thanks,

Dave

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering, Inc. "What rolls down stairs, alone or in pairs, rolls over the neighbor's dog?

What's great for a snack and fits on your back? It's log, log, log!" LOG from BLAMMO! (tm) All kids love Log! #incluce <std_disclaim.h>

tbr

Sent:

Saturday, September 24, 1994 5:27 PM

To:

'ericm'

Cc:

'gmo'; 'brendan'; 'geert'; 'hopper'

Subject:

NFS time warp

Follow Up Flag: Follow up

Flag Status:

Red

I have been trying to track down why it is our big Makefiles apparantly at random sometimes seem to remake things unnecessarily. This has become an increasingly serious problem as some of the unnecessary steps that get triggered often take hours to re-run.

I witnessed a particularly simple, reproducible case and the problem seems to be related to the dates on files in different file systems connected by symlinks.

In this case I have a directory under my home directory on the auspex, which contains a symlink to a local file system on gamorra. I was working on gamorra. Make first created a file in the upper directory, then ran a rule which depended on that file to make another file which is dropped into the lower directory (via the symlink). The problem is that this second file seems to end up with a date before that of the first created file.

Subsequently, another make thinks it has to run this step again. When this is at the front of a long chain of rules, large amounts of work get done over.

I ran the following:

tbr@gamorra ~/euterpe/verilog/bsrc/cdio 473 % rsh auspex date; date; touch foo; touch gards/foo; ls -ls foo gards/foo Sat Sep 24 15:19:17 PDT 1994 Sat Sep 24 15:18:27 PDT 1994

0 -rw-rw-r-- 1 tbr

0 Sep 24 15:19 foo

0 -rw-rw-r-- 1 tbr

0 Sep 24 15:18 gards/foo

and indeed the date on gamorra is behind the date on the auspex and furthermore the files now look to have been created in the opposite order from what they really were.

How accurately is time supposed to be synced up between the machines? Given the sizes of the files we are having to handle, symlinks are necessary (I have over 2GB linked this way in my euterpe tree onto local disks on gamorra and staypuft). If dates can only be guaranteed to a certain accuracy, we may have to insert sleep commands into the Makefile to try and deal with this.

Tim B. Robinson [tbr@aphrodite]

Sent:

Saturday, September 24, 1994 5:27 PM

To:

'ericm@aphrodite'

Cc:

'gmo@aphrodite'; 'brendan@aphrodite'; 'geert@aphrodite'; 'hopper@aphrodite'

Subject:

NFS time warp

I have been trying to track down why it is our big Makefiles apparantly at random sometimes seem to remake things unnecessarily. This has become an increasingly serious problem as some of the unnecessary steps that get triggered often take hours to re-run.

I witnessed a particularly simple, reproducible case and the problem seems to be related to the dates on files in different file systems connected by symlinks.

In this case I have a directory under my home directory on the auspex, which contains a symlink to a local file system on gamorra. I was working on gamorra. Make first created a file in the upper directory, then ran a rule which depended on that file to make another file which is dropped into the lower directory (via the symlink). The problem is that this second file seems to end up with a date before that of the first created file.

Subsequently, another make thinks it has to run this step again. When this is at the front of a long chain of rules, large amounts of work get done over.

I ran the following:

tbr@gamorra ~/euterpe/verilog/bsrc/cdio 473 % rsh auspex date ; date ; touch foo ; touch gards/foo ; ls -ls foo gards/foo Sat Sep 24 15:19:17 PDT 1994 Sat Sep 24 15:18:27 PDT 1994

0 -rw-rw-r-- 1 tbr

0 Sep 24 15:19 foo

0 -rw-rw-r-- 1 tbr

0 Sep 24 15:18 gards/foo

and indeed the date on gamorra is behind the date on the auspex and furthermore the files now look to have been created in the opposite order from what they really were.

How accurately is time supposed to be synced up between the machines? Given the sizes of the files we are having to handle, symlinks are necessary (I have over 2GB linked this way in my euterpe tree onto local disks on gamorra and staypuft). If dates can only be guaranteed to a certain accuracy, we may have to insert sleep commands into the Makefile to try and deal with this.

Sent: Saturday, September 24, 1994 9:18 PM To: Cc: 'vo@hestia'; 'bpw@hestia'; 'efelias@hestia'; 'vanthof@hestia'; 'hopper@hestia'; 'geert@hestia'; 'lisar@hestia'; 'tbr@hestia' Subject: Re: gtlb drc' vant wrote >Tom, The gtlb drc run finished this morning. I started one up after the >machine room came back up. There are 4 poly spacing errors and since I
>can't look at it from home, I don't know how severe it is. I expect >to be boundary errors only. >If you want to start using the gtlb, I think it would be safe to do so. >Eldred, if you want to see the errors, the error file is: /u/vanthof/compass/mobi/euterpe/gtlb.err >Thanks. >Dave The results for the latest build . /n/ghidra/s5/vo/euterpe/compass/save1/euterpe.ly /n/ghidra/s5/vo/euterpe/compass/save1/chip_euterpe-iter.splvs I noticed that you have a SHORT test running on euterpe , probably pointing at compass/save , so I put all results in compass/savel instead . This version has cerberus , cdio , all the custom blocks except the plls . There's one noconnect . thanks

Tom Vo [vo@merope]

From:

tvo

From: vant [vanthof@hestia] Saturday, September 24, 1994 11:38 PM Sent: To: 'vo@hestia'; 'bpw@hestia'; 'efelias@hestia'; 'hopper@hestia'; 'geert@hestia'; 'lisar@hestia'; Cc: 'tbr@hestia' Subject: Re: gtlb drc' Tom Vo writes: >The results for the latest build . >/n/ghidra/s5/vo/euterpe/compass/save1/euterpe.ly >/n/ghidra/s5/vo/euterpe/compass/savel/chip euterpe-iter.splvs Thanks! I've started up a fullchip lvs and queued up the drc runs.. >I noticed that you have a SHORT test running on euterpe , probably >pointing at compass/save , so I put all results in compass/savel >instead The shorts check was a vdd probe for Geert, however, it finished with a real short between vdd and vss. The problem is the probe run was not intended to find shorts, so none of the data was saved. I expect the lvs run to die because of this short, but I can at least extract and ues that data. >This version has cerberus , cdio , all the custom blocks except the >plls >There's one noconnect . Sounds like a bunch of stuff. Thanks, Dave Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering, Inc.

"What rolls down stairs, alone or in pairs, rolls over the neighbor's dog?

What's great for a snack and fits on your back? It's log, log, log!" LOG from BLAMMO! (tm) All kids love Log! #incluce <std disclaim.h>

From: Sent:

Geert Rosseel [geert@rhea] Saturday, September 24, 1994 11:47 PM 'geert@rhea' pager log message

To:

Subject:

page from geert to geert:
pageme gmake SL_HOME=/u/geert geert_euterpegards start:Sep_24_18:04 end:
Sep_24_21:45 exit 1

tbr

Sent:

Sunday, September 25, 1994 12:17 AM

To:

'hopper'

Subject:

planet warning

Follow Up Flag: Follow up

Flag Status:

Red

Is this significant?

/n/auspex/s10/chip/euterpe/tools/bin/planet.ex: No physical size information available for :hr:

tbr

Sent:

Sunday, September 25, 1994 12:22 AM

To:

'tom'; 'doi'

Cc:

'vanthof'

Subject:

/n/tmp/chiplog/tbr.mothra.840.euterpe-verilog-bsrc-gf

Follow Up Flag: Follow up

Flag Status:

Red

I have a .checkoutrc which does:

#! /bin/sh

dir='pwd'
sect='basename \$dir'
gmake clean
gmake GARDS_DISPLAY=clio:0.0 \${sect}gards 2>&1 > gards/makerrs
status=\$?
cat gards/makerrs
exit \$status

when this ran it produced the file

/n/tmp/chiplog/tbr.mothra.840.euterpe-verilog-bsrc-gf

which appears to be garbled and at any rate nothing like the makerrs file that was left around. There are a couple of places where cat complains about a write error, which may have something to do with it. Another odd thing is that the chiplog file has a warning from topt:

Unknown command '\$' at line 1 while parsing power.tab.local. Ignoring...

which I can't see in the makerrs file! I'm certain it's genuine since I found the systax error. I have moved the makers file off to gf/gards/makerrs.840 so i can re-run if you want to take a look.

tbr

Sent:

Sunday, September 25, 1994 2:19 AM

To:

'geert'

Cc:

'hardheads'

Subject:

Makefile.rules

Follow Up Flag: Follow up

Callana am

Flag Status:

Red

I have released new versions of Makefile.defs and Makefile.rules which move all the remining derived files into the gards subdirectory when running place/route jobs. To work with these new rules you will need to update your euterpe/verilog/bsrc/Makefile.share. Since some of the files required for the top level route are affected I am launching jobs to rebuild the released version in /u/chip.

If anyone has any trouble as a result of this release, please page me.

From: Sent: Tim B. Robinson [tbr@aphrodite] Sunday, September 25, 1994 2:19 AM

To: Cc: 'geert@aphrodite'
'hardheads@aphrodite'

Subject:

Makefile.rules

I have released new versions of Makefile.defs and Makefile.rules which move all the remining derived files into the gards subdirectory when running place/route jobs. To work with these new rules you will need to update your euterpe/verilog/bsrc/Makefile.share. Since some of the files required for the top level route are affected I am launching jobs to rebuild the released version in /u/chip.

If anyone has any trouble as a result of this release, please page me.

tbr

Sent:

Sunday, September 25, 1994 2:39 AM

To:

'doi'

Subject:

releasebom

Follow Up Flag: Follow up

Flag Status:

Red

Can you account for why the higher level BOMS were 'unchanged' in this sequence?

tbr@gamorra ~/euterpe/verilog/bsrc/mc 713 % cvs ci -m 'force rebuild'

cvs commit: Examining. cvs commit: Committing. Checking in clean-request;

/u/chip/chip-archive/euterpe/verilog/bsrc/mc/clean-request, v <-- clean-request

new revision: 17.2; previous revision: 17.1

done

tbr@gamorra ~/euterpe/verilog/bsrc/mc 714 % releasebom -p -m 'force rebuild' Releasing BOM in /n/auspex/s15/tbr/euterpe/verilog/bsrc/mc [New version 19.0]

Updating BOM in euterpe/verilog/bsrc [Version 128.12 (unchanged)]

Updating BOM in euterpe/verilog [Version 2.368 (unchanged)]

Updating BOM in euterpe [Version 2.502 (unchanged)]

tbr@gamorra ~/euterpe/verilog/bsrc/mc 715 %

From: Geert Rosseel [geert@ambiorix]

Sent: Sunday, September 25, 1994 10:33 AM

To: 'agc@ambiorix'; 'billz@ambiorix'; 'dickson@ambiorix'; 'hopper@ambiorix'; 'tbr@ambiorix';

'vo@ambiorix'; 'woody@ambiorix'

Subject: New toplevel place & route

Hi,

The latest toplevel run is in

~geert/chip/euterpe/verilog/bsrc/gards.save

It contains:

io0, hc0, hc1, gt, nb, cdio, drio, mst, rg, jc, iq, ctio0

-> 2.5 hours to route: 735 unrouted wires

-> bunch of HARD timing errors, I haven't looked at it yet

-> size grew from 169449 to 176489 atoms from -pass1 to -iter This ia probably because the blocks in /u/chip/ were run with the temporary better timing numbers.

Geert

From: Geert Rosseel [geert@ambiorix]

Sent: Sunday, September 25, 1994 10:41 AM

To: 'geert@aphrodite'; 'tbr@aphrodite'

Cc: 'hardheads@aphrodite'

Subject: Re: Makefile.rules

How doesthis change affect Makefile and Makefile.tst in euterpe/verilog/bsrc?

I was luccky. My large toplevel run finished about an hour before you made the changes. I was working in the section between icache and itag but I'm afraid I will have to rebuild these blocks locally again before I can make progress

Geert

d

tbr

Sent:

Sunday, September 25, 1994 10:45 AM

To:

'Geert Rosseel'

Cc:

'geert@aphrodite'; 'hardheads@aphrodite'

Subject:

Re: Makefile.rules

Follow Up Flag: Follow up

Flag Status:

Red

Geert Rosseel wrote (on Sun Sep 25):

How doesthis change affect Makefile and Makefile.tst in euterpe/verilog/bsrc?

I was luccky. My large toplevel run finished about an hour before you made the changes. I was working in the section between icache and itag but I'm afraid I will have to rebuild these blocks locally again before I can make progress

I looked around to see things were quite before launching it all.

You will need to update thiose Makefiles. I have only done minimal testing at that level. Main changes are

moved all control files (eg usepifpack) to the gards subdir. renamed saved short nets file consistently to '<design>-base.short.nets' Added support for two different power.tab.local files for blocks used twice

Expect some problems, but hopefully should be minor. I found and fixed the major problem with iteration, but it's still not working correctly for some reason, so I expect to have to change Makefile.rules again, but that should not reset anything.

Sent: Sunday, September 25, 1994 10:46 AM

To: 'Tim B. Robinson'
Subject: Re: NFS time warp

Tim B. Robinson writes:

[snip]

I ran the following:

tbr@gamorra ~/euterpe/verilog/bsrc/cdio 473 % rsh auspex date ; date ; touch foo ; touch gards/foo ; ls -ls foo gards/foo

Sat Sep 24 15:19:17 PDT 1994 Sat Sep 24 15:18:27 PDT 1994

0 -rw-rw-r-- 1 tbr

0 Sep 24 15:19 foo

0 -rw-rw-r-- 1 tbr

0 Sep 24 15:18 gards/foo

and indeed the date on gamorra is behind the date on the auspex and furthermore the files now look to have been created in the opposite order from what they really were.

Nice detective work, Tim!

How accurately is time supposed to be synced up between the machines? Given the sizes of the files we are having to handle, symlinks are necessary (I have over 2GB linked this way in my euterpe tree onto local disks on gamorra and staypuft). If dates can only be guaranteed to a certain accuracy, we may have to insert sleep commands into the Makefile to try and deal with this.

Yow. I_thought_ clocks were supposed to be sync'ed better than this, but maybe the precision is really O(minutes). That would be unpleasant, to say the least. I hope the software types have a good answer.

-hopper

Sent: Sunday, September 25, 1994 10:51 AM

To: 'Tim B. Robinson'
Subject: Re: planet warning

Tim B. Robinson writes:

Is this significant?

/n/auspex/s10/chip/euterpe/tools/bin/planet.ex: No physical size information available for :hr:

Not significant, but I'll investigate what's going on. This information (if present) helps when planet produces a .pim file. This output is being used, at most, as a starting seed for mincut placement by alan.

-hopper

Mark Hofmann [hopper@boreas]

Sent:

Sunday, September 25, 1994 11:00 AM

To: Cc: 'Geert Rosseel'
'Tim B. Robinson'

Subject:

Re: New toplevel place & route

Geert Rosseel writes:

The latest toplevel run is in

~geert/chip/euterpe/verilog/bsrc/gards.save

It contains :

io0, hc0, hc1, gt, nb, cdio, drio, mst, rg, jc, iq, ctio0

- -> 2.5 hours to route : 735 unrouted wires
- -> bunch of HARD timing errors, I haven't looked at it yet
- -> size grew from 169449 to 176489 atoms from -pass1 to -iter This ia probably because the blocks in /u/chip/ were run with the temporary better timing numbers.

Okay. Do you know how many HARD errors there were?

Also, you should be able to add "ck"- though I'm having some trouble with the "clean-request" target when I releasebom to /u/chip. This is just a preliminary placement.

thanks, -hopper

tbr

Sent:

Sunday, September 25, 1994 11:03 AM

To:

'Mark Hofmann'

Cc:

'Geert Rosseel'

Subject:

Re: New toplevel place & route

Follow Up Flag: Follow up

Flag Status:

Red

Mark Hofmann wrote (on Sun Sep 25):

Geert Rosseel writes:

The latest toplevel run is in

~geert/chip/euterpe/verilog/bsrc/gards.save

It contains:

io0, hc0, hc1, gt, nb, cdio, drio, mst, rg, jc, iq, ctio0

- -> 2.5 hours to route: 735 unrouted wires
- -> bunch of HARD timing errors, I haven't looked at it yet
- -> size grew from 169449 to 176489 atoms from -pass1 to -iter This ia probably because the blocks in /u/chip/ were run with the temporary better timing numbers.

Okay. Do you know how many HARD errors there were?

Also, you should be able to add "ck"- though I'm having some trouble with the "clean-request" target when I releasebom to /u/chip. This is just a preliminary placement.

Watch out. There is still trouble with the new Makefile. I just got another typo out, but there is still a problem.

Tim B. Robinson [tbr@aphrodite]

Sent:

Sunday, September 25, 1994 11:03 AM

To: Cc: 'Mark Hofmann' 'Geert Rosseel'

Subject:

Re: New toplevel place & route

Mark Hofmann wrote (on Sun Sep 25):

Geert Rosseel writes:

The latest toplevel run is in

~geert/chip/euterpe/verilog/bsrc/gards.save

It contains :

io0, hc0, hc1, gt, nb, cdio, drio, mst, rg, jc, iq, ctio0

- -> 2.5 hours to route : 735 unrouted wires
- -> bunch of HARD timing errors, I haven't looked at it yet
- -> size grew from 169449 to 176489 atoms from -pass1 to -iter This is probably because the blocks in /u/chip/ were run with the temporary better timing numbers.

Okay. Do you know how many HARD errors there were?

Also, you should be able to add "ck"- though I'm having some trouble with the "clean-request" target when I releasebom to /u/chip. This is just a preliminary placement.

Watch out. There is still trouble with the new Makefile. I just got another typo out, but there is still a problem.

tbг

Sent:

Sunday, September 25, 1994 11:10 AM

To:

'hopper'

Cc:

'brendan'

Subject:

More Makefile wierdness

Follow Up Flag: Follow up

Flag Status:

Red

Can you see anything wrong with the following:

\$(NET_TRANSLATE) \$(GARDS_DIR)/\$*.slack \$(GARDS_DIR)/\$*-pass2.xrf | tr 'a-z' 'A-Z' | awk '{print \$\$1;}' > \$(GARDS_DIR)/ordered.all.nets

sort < \$(GARDS DIR)/\$*.short.nets > \$(GARDS DIR)/\$*.short.nets.tmp1

\$(NET TRANSLATE) \$(GARDS DIR)/\$*.slack \$(GARDS DIR)/\$*-pass2.xrf | tr 'a-z' 'A-Z' | sort > \$(GARDS DIR)/\$ \$*.short.nets.tmp2

join \$(GARDS DIR)/\$*.short.nets.tmp1 \$(GARDS DIR)/\$*.short.nets.tmp2 | sort +1 -n | awk '{print \$\$1;}'> \$(GARDS DIR)/ordered.short.nets

rm -f \$(GARDS DIR)/\$*.short.nets.tmp1 \$(GARDS DIR)/\$*.short.nets.tmp2

When this bit of code gets executed I see:

HOME=/n/auspex/s15/tbr/euterpe/tools LM LICENSE FILE=/n/auspex/s15/tbr/euterpe/tools/sl/license/license.dat DISPLAY=192.216.207.9:0.0 SL TOTAL DURATION=500

CHIPROOT=/n/auspex/s15/tbr/euterpe /n/auspex/s15/tbr/euterpe/tools/bin/net translate gards/io0.slack gards/io0-pass1.xrf | tr 'a-z' 'A-Z' | awk '{print \$1;}' > gards/ordered.all.nets
Scanning "gards/io0-pass1.xrf"... *WARNING* - net map not found in xrf file: "gards/io0-pass1.xrf"

0 netname translations found in "gards/io0-pass1.xrf"

935 names passed through unaltered

sort < gards/io0.short.nets > gards/io0.short.nets.tmp1

HOME=/n/auspex/s15/tbr/euterpe/tools LM LICENSE FILE=/n/auspex/s15/tbr/euterpe/tools/sl/license/license.dat DISPLAY=192.216.207.9:0.0 SL_TOTAL_DURATION=500

CHIPROOT=/n/auspex/s15/tbr/euterpe /n/auspex/s15/tbr/euterpe/tools/bin/net translate gards/io0.slack gards/io0-pass1.xrf | tr 'a-z' 'A-Z' | sort > gards/io0.short.nets.tmp2

Scanning "gards/io0-pass1.xrf"... *WARNING* - net map not found in xrf file: "gards/io0-pass1.xrf"

0 netname translations found in "gards/io0-pass1.xrf"

935 names passed through unaltered

join gards/io0.short.nets.tmp1 \$(GARDS DIR)/*.short.nets.tmp2 | sort +1 -n | awk '{print \$1;}' > gards/ordered.short.nets /bin/sh: syntax error at line 1: `(' unexpected

gmake[2]: *** [gards/io0-iter.sdl] Error 2

Notice that one instance of \$(GARDS DIR) has not been substituted by make, and the \$* following it got changed just to *. I just can't find anything different about that instance.

tbr

Sent:

Sunday, September 25, 1994 11:21 AM

To:

'Mark Hofmann'

Subject:

euterpe/verilog/bsrc euterpe.V euterpe_driver.V euterpe_wrap.V

Follow Up Flag: Follow up

Flag Status:

Red

Mark Hofmann wrote (on Sun Sep 25):

Update of /p/cvsroot/euterpe/verilog/bsrc In directory nosferatu:/N/auspex/root/s32/hopper/chip/euterpe/verilog/bsrc

Modified Files:

euterpe.V euterpe_driver.V euterpe_wrap.V

Log Message:

changed ctiod ->ctio0, ctioi -> ctio1, ck_fgen -> ck_ck (latter is gratuitous and silly. I was debugging a problem and thought "fgen" was causing difficulties).

Can you make sure the Makefile exclude lists are updated to macth the new intance names please?

Sent: Sunday, September 25, 1994 11:25 AM

To: 'Tim B. Robinson'

Subject: Re: euterpe/verilog/bsrc euterpe.V euterpe_driver.V euterpe_wrap.V

Tim B. Robinson writes:

Mark Hofmann wrote (on Sun Sep 25):

Update of /p/cvsroot/euterpe/verilog/bsrc In directory nosferatu:/N/auspex/root/s32/hopper/chip/euterpe/verilog/bsrc

Modified Files:

euterpe_V euterpe_driver.V euterpe_wrap.V Log Message: changed ctiod ->ctio0, ctioi -> ctio1, ck_fgen -> ck_ck (latter is gratuitous and silly. I was debugging a problem and thought "fgen" was causing difficulties).

Can you make sure the Makefile exclude lists are updated to macth the new intance names please?

Okay. I had already done this. Can I releasebom the euterpe.*V files?

-hopper

tbr

Sent:

Sunday, September 25, 1994 11:25 AM

To:

'Mark Hofmann'

Subject:

Re: euterpe/verilog/bsrc euterpe.V euterpe_driver.V euterpe_wrap.V

Follow Up Flag: Follow up

Flag Status:

Red

Mark Hofmann wrote (on Sun Sep 25):

Tim B. Robinson writes:

Can you make sure the Makefile exclude lists are updated to macth the new intance names please?

I believe I have already done that. I'll just make sure.

Great, thanks.

tbr

Sent:

Sunday, September 25, 1994 11:29 AM

To:

'Mark Hofmann'

Subject:

Re: euterpe/verilog/bsrc euterpe.V euterpe_driver.V euterpe_wrap.V

Follow Up Flag: Follow up

Flag Status:

Red

Mark Hofmann wrote (on Sun Sep 25):

Tim B. Robinson writes:

Mark Hofmann wrote (on Sun Sep 25):

Update of /p/cvsroot/euterpe/verilog/bsrc In directory nosferatu:/N/auspex/root/s32/hopper/chip/euterpe/verilog/bsrc

Modified Files:

euterpe_V euterpe_driver.V euterpe_wrap.V

Log Message:

changed ctiod ->ctio0, ctioi -> ctio1, ck_fgen -> ck_ck (latter is gratuitous and silly. I was debugging a problem and thought "fgen" was causing difficulties).

Can you make sure the Makefile exclude lists are updated to macth the new intance names please?

Okay. I had already done this. Can I releasebom the euterpe.*V files?

Probably best not to. As soon as I have all this placement stuff stable again, we need to make a full .0 BOM again in bsrc for verification. I think we should avoid releasing individual files. Geert can always pick them up with an update if he needs them fo the top level route expt.

Sent: Sunday, September 25, 1994 11:31 AM

To: 'Tim B. Robinson'

Subject: Re: euterpe/verilog/bsrc euterpe.V euterpe_driver.V euterpe_wrap.V

Tim B. Robinson writes:

Can I releasebom the euterpe.*V files?

Probably best not to. As soon as I have all this placement stuff stable again, we need to make a full .0 BOM again in bsrc for verification. I think we should avoid releasing individual files. Geert can always pick them up with an update if he needs them fo the top level route expt.

Okay, fine.

thanks, -hopper

tbr

Sent:

Sunday, September 25, 1994 11:34 AM

To:

'hopper'

Cc:

'ericm'; 'brendan'

Subject:

Makefile problem

Follow Up Flag: Follow up

Flag Status:

Red

Can you forward that mail all sent you about the make not expanding the variable to eric please?

The exact same thing has just happened in the release process (this time on godzilla. I haven't a clue what it can be, but here's the log this time:

 $HOME = /n/auspex/s10/chip/euterpe/tools\ LM_LICENSE_FILE = /n/auspex/s10/chip/euterpe/tools/sl/license/license.dat$ DISPLAY=clio:0.0 SL_TOTAL_DURATION=500

CHIPROOT=/n/auspex/s10/chip/euterpe /n/auspex/s10/chip/euterpe/tools/bin/net_translate gards/io0.slack gards/io0pass1.xrf | tr 'a-z' 'A-Z' | awk '{print \$1;}' > gards/ordered.all.nets

sort < gards/io0.short.nets > gards/io0.short.nets.tmp1

HOME=/n/auspex/s10/chip/euterpe/tools LM_LICENSE_FILE=/n/auspex/s10/chip/euterpe/tools/s1/license/license.dat DISPLAY=clio:0.0 SL TOTAL_DURATION=500

CHIPROOT=/n/auspex/s10/chip/euterpe /n/auspex/s10/chip/euterpe/tools/bin/net_translate gards/io0.slack gards/io0pass I.xrf | tr 'a-z' 'A-Z' | sort > gards/io0.short.nets.tmp2

join gards/io0.short.nets.tmp1 \$(GARDS DIR)/*.short.nets.tmp2 | sort +1 -n | awk '{print \$1;}' > gards/ordered.short.nets gmake[2]: Leaving directory '/N/auspex/root/s10/chip/euterpe/verilog/bsrc/io'

However, this time I don't see the message from the shell complaining about the syntax error.

Sent: Sunday, September 25, 1994 11:52 AM

To: 'Tim B. Robinson'
Subject: Re: Makefile problem

Tim B. Robinson writes:

Can you forward that mail all sent you about the make not expanding the variable to eric please?

The exact same thing has just happened in the release process (this time on godzilla. I haven't a clue what it can be, but here's the log this time:

HOME=/n/auspex/s10/chip/euterpe/tools LM_LICENSE_FILE=/n/auspex/s10/chip/euterpe/tools/sl/license/license.dat DISPLAY=clio:0.0 SL TOTAL DURATION=500

CHIPROOT=/n/auspex/s10/chip/euterpe /n/auspex/s10/chip/euterpe/tools/bin/net_translate gards/io0.slack gar ds/io0-pass1.xrf | tr 'a-z' 'A-Z' | awk '{print \$1;}' > gards/ordered.all.nets

sort < gards/io0.short.nets > gards/io0.short.nets.tmp1

HOME=/n/auspex/s10/chip/euterpe/tools LM_LICENSE_FILE=/n/auspex/s10/chip/euterpe/tools/sl/license/license.dat DISPLAY=clio:0.0 SL_TOTAL_DURATION=500

CHIPROOT=/n/auspex/s10/chip/euterpe /n/auspex/s10/chip/euterpe/tools/bin/net_translate gards/io0.slack gar ds/io0-pass1.xrf | tr 'a-z' 'A-Z' | sort > gards/io0.short.nets.tmp2

join gards/io0.short.nets.tmp1 \$(GARDS_DIR)/*.short.nets.tmp2 | sort +1 -n | awk '{print \$1;}' > gards/ordered.short.nets gmake[2]: Leaving directory 'N/auspex/root/s10/chip/euterpe/verilog/bsrc/io'

However, this time I don't see the message from the shell complaining about the syntax error.

Sorry, after I looked at the mail and couldn't see any difference between the lines in the script I cleaned up my mailbox! So I don't have a copy to forward on.

-hopper

tbr

Sent:

Sunday, September 25, 1994 12:02 PM

To:

'ericm'

Subject:

forwarded message from tbr

Follow Up Flag: Follow up

Flag Status:

Red

For reference, here's the previous mail. I re-ran the exact same make on the same machine with nothing changed and it went to completion. Then, when I released the stuff and it tried to build the reference version in /u/chip, the same problem re-appeared.

----- Start of forwarded message -----

To: hopper cc: brendan

Subject: More Makefile wierdness

Can you see anything wrong with the following:

\$(NET_TRANSLATE) \$(GARDS_DIR)/\$*.slack \$(GARDS_DIR)/\$*-pass2.xrf | tr 'a-z' 'A-Z' | awk '{print \$\$1;}' > \$(GARDS_DIR)/ordered.all.nets

sort < \$(GARDS_DIR)/\$*.short.nets > \$(GARDS_DIR)/\$*.short.nets.tmp1

\$\(\NET_TRANSLATE\) \$\(GARDS_DIR\)\\$*.slack \$\(GARDS_DIR\)\\$*-pass2.xrf | tr 'a-z' 'A-Z' | sort > \$\(GARDS_DIR\)\\\$*.short.nets.tmp2

join \$(GARDS_DIR)/\$*.short.nets.tmp1 \$(GARDS_DIR)/\$*.short.nets.tmp2 | sort +1 -n | awk '{print \$\$1;}' > \$(GARDS_DIR)/ordered.short.nets

rm -f \$(GARDS_DIR)/\$*.short.nets.tmp1 \$(GARDS_DIR)/\$*.short.nets.tmp2

When this bit of code gets executed I see:

HOME=/n/auspex/s15/tbr/euterpe/tools/sl/license/license.dat

DISPLAY=192.216.207.9:0.0 SL_TOTAL_DURATION=500

CHIPROOT=/n/auspex/s15/tbr/euterpe /n/auspex/s15/tbr/euterpe/tools/bin/net_translate gards/io0.slack gards/io0-pass1.xrf | tr 'a-z' 'A-Z' | awk '{print \$1;}' > gards/ordered.all.nets

Scanning "gards/io0-pass1.xrf"... *WARNING* - net map not found in xrf file: "gards/io0-pass1.xrf" 0 netname translations found in "gards/io0-pass1.xrf"

935 names passed through unaltered

sort < gards/io0.short.nets > gards/io0.short.nets.tmp1

HOME=/n/auspex/s15/tbr/euterpe/tools LM_LICENSE_FILE=/n/auspex/s15/tbr/euterpe/tools/sl/license/license.dat

DISPLAY=192.216.207.9:0.0 SL_TOTAL_DURATION=500

CHIPROOT=/n/auspex/s15/tbr/euterpe /n/auspex/s15/tbr/euterpe/tools/bin/net_translate gards/io0.slack gards/io0-pass1.xrf | tr 'a-z' 'A-Z' | sort > gards/io0.short.nets.tmp2

Scanning "gards/io0-pass1.xrf"... *WARNING* - net map not found in xrf file: "gards/io0-pass1.xrf"

0 netname translations found in "gards/io0-pass1.xrf"

935 names passed through unaltered

join gards/io0.short.nets.tmp1 \$(GARDS_DIR)/*.short.nets.tmp2 | sort +1 -n | awk '{print \$1;}' > gards/ordered.short.nets /bin/sh: syntax error at line 1: `(' unexpected

gmake[2]: *** [gards/io0-iter.sdl] Error 2

Notice that one instance of \$(GARDS_DIR) has not been substituted by make, and the \$* following it got changed just to *. I just can't find anything different about that instance.

----- End of forwarded message -----

```
Mark Hofmann [hopper@boreas]
  From:
            Sunday, September 25, 1994 12:07 PM
  Sent:
  To:
            'Tim B. Robinson'
  Subject: output of euterpe/verilog/bsrc/ck/.checkoutrc (fwd)
Hi Tim,
 When I release "ck" I get the following, (but it builds fine locally).
Can you see what's wrong?
 -thanks,
 hopper
Buffalo Chip writes:
 To: hopper@nosferatu
 Subject: output of euterpe/verilog/bsrc/ck/.checkoutrc
 Sun Sep 25 09:33:50 PDT 1994 (hopper Sun, 25 Sep 1994 09:33:27 -0700) euterpe/verilog/bsrc/ck
   [Release BOM (V13.0) in euterpe/verilog/bsrc/ck (Sun Sep 25 09:33:50 PDT 1994)]
                                                  BOM 13.0
 Dir
        euterpe/verilog/bsrc/ck
 10.1
        .checkoutrc
 1.6
        Makefile
 9.1
        ck.V
 1.3
        cktop.V
        clean
 11.1
 12.1
        clean-request
                                                  (No)
 10.1
        genpim.pl
 10.4
        pimlib.pl
 ===> running euterpe/verilog/bsrc/ck/.checkoutrc (Sun Sep 25 09:33:56 PDT 1994) <===
 rm -f *.eqn *.esp *.opt *.optesp *.v *.tmp* *.warn *.plat
 rm -f *.pim.* doespresso.*
 rm -f *.v *.v2e *.log vfiles v2e.* verilog.*
 rm -f *.edif *.topt.log *.stat *.loads *.instances *.size
 rm -f topt.log emerge.tab power.tab
 rm -f usepifpack usespartiles usepadtiles addclock nopgroute noobs
 rm -f gards/*
 rm -f *-pass* *-iter* *-base* *.short.nets
 rm -f makerrs tmp1 tmp2
 touch clean
 gmake[2]: *** No rule to make target `gards/ck-pass2.sdl'.
 gmake[1]: *** [ck-base.netcap] Error 1
 gmake[1]: Target 'gards/ck-iter' not remade because of errors.
 gmake: *** [ckgards] Error 1
 # turn off pgroute
   -f gards/nopgroute ] || touch gards/nopgroute
 # use padtiles
   -f gards/usepadtiles ] || touch gards/usepadtiles
 # use pifpack
 [ -f gards/usepifpack ] || touch gards/usepifpack
```

```
# insert an instance of the clock tree
  [ -f gards/addclock ] || touch gards/addclock
  # disable old dcell placement obstruction
  [ -f gards/noobs ] || touch gards/noobs
  # now do it . . .
  gmake GARDS DISPLAY=clio:0.0 gards/ck-iter
  gmake[1]: Entering directory '/N/auspex/root/s10/chip/euterpe/verilog/bsrc/ck'
  cat /n/auspex/s10/chip/euterpe/proteus/verilog/diff.h ck.V | /lib/cpp -P -C -B | sed -e '/^$/d'> ck.v.tmp
  my ck.v.tmp ck.v
  echo ck.v | tr ' ' '\012' > vfiles
cat /n/auspex/s10/chip/euterpe/proteus/verilog/dxlib/xlib.config /n/auspex/s10/chip/euterpe/proteus/verilog/dclib/clib.config /r
> gards/ck.v2e.config
  # Take a snooze to make sure vfiles looks older than the .v2e file
  # when they are on different NFS file systems
  sleep 60
  CHIPROOT=/n/auspex/s10/chip/euterpe /n/auspex/s10/chip/euterpe/tools/bin/v2e -host nosferatu -f vfiles -o gards/ck.v2e -
c gards/ck.v2e.config -l gards/ck.v2e.log -y ../io -y /n/auspex/s10/chip/euterpe/proteus/verilog/mlib +libext+.v -
y /n/auspex/s10/chip/ euterpe/proteus/verilog/dxlib -y /n/auspex/s10/chip/euterpe/proteus/verilog/dclib -
y /n/auspex/s10/chip/euterpe/proteus/verilog/delib
  V2E 1.0a Sep 25, 1994 09:35:10
   * Copyright Cadence Design Systems Inc.
                                Licensed Software.
       All Rights Reserved.
   * Confidential and proprietary information which is the *
        property of Cadence Design Systems Inc.
  Compiling source file "ck.v"
  Scanning library directory "../io"
  Scanning library directory "/n/auspex/s10/chip/euterpe/proteus/verilog/mlib"
  Scanning library directory "/n/auspex/s10/chip/euterpe/proteus/verilog/dxlib"
  Scanning library directory "/n/auspex/s10/chip/euterpe/proteus/verilog/dclib"
  Warning! library directory "/n/auspex/s10/chip/euterpe/proteus/verilog/delib" was specified but not needed.
  "ck.v", 20: warning! following implicit wire has no fanin
    ck.reset
  "ck.v", 20: warning! following implicit wire has no fanin
    ck.reset n
  "ck.v", 21: warning! following implicit wire has no fanin
    ck.clk54 a2p
  "ck.v", 21: warning! following implicit wire has no fanin
    ck.clk54 b2p
  "ck.v", 21: warning! following implicit wire has no fanin
    ck.rst3
  "ck.v", 21: warning! following implicit wire has no fanin
    ck.rst3 n
  "ck.v", 23: warning! following implicit wire has no fanin
    ck.okx n
  "ck.v", 23: warning! following implicit wire has no fanin
    ck.rst4
  "ck.v", 23: warning! following implicit wire has no fanin
    ck.rst4 n
  "ck.v", 24: warning! following implicit wire has no fanin
  "ck.v", 24: warning! following implicit wire has no fanin
    ck.q0sa n
```

```
"ck.v", 24: warning! following implicit wire has no fanin
  ck.q0sa
"ck.v", 26: warning! following implicit wire has no fanin
  ck.q0
"ck.v", 26: warning! following implicit wire has no fanin
  ck.q0 n
"ck.v", 28: warning! following implicit wire has no fanin
  ck.dq0
"ck.v", 28: warning! following implicit wire has no fanin
  ck.dq0 n
"ck.v", 30: warning! following implicit wire has no fanin
  ck.ql n
"ck.v", 30: warning! following implicit wire has no fanin
"ck.v", 32: warning! following implicit wire has no fanin
  ck.dql n
"ck.v", 32: warning! following implicit wire has no fanin
"ck.v", 34: warning! following implicit wire has no fanin
  ck.q2
"ck.v", 35: warning! following implicit wire has no fanin
  ck.pu
"ck.v", 35: warning! following implicit wire has no fanin
  ck.pd
"ck.v", 39: warning! following implicit wire has no fanin
  ck.oka n
"ck.v", 39: warning! following implicit wire has no fanin
"ck.v", 40: warning! following implicit wire has no fanin
  ck.okb n
"ck.v", 40: warning! following implicit wire has no fanin
  ck.okb
"ck.v", 41: warning! following implicit wire has no fanin
  ck.okc n
"ck.v", 41: warning! following implicit wire has no fanin
  ck.okc
"ck.v", 42: warning! following implicit wire has no fanin
  ck.okx
Highest level modules:
Reading configuration file gards/ck.v2e.config ....
Processing configuration file ....
Translating Verilog source ....
Writing output to gards/ck.v2e ....
0 warnings 0 errors
End of V2E 1.0a Sep 25, 1994 09:35:14
rm -f gards/ck.emerge.tab
cp /n/auspex/s10/chip/euterpe/proteus/misc/emerge.tab gards/ck.emerge.tab.tmp
chmod +w gards/ck.emerge.tab.tmp
awk '{if($1 == "N") print "createport top", $2, "input"; \
if($1 == "N") print "addportproperty top", $2, "GARDS SAVE"; }'\
/n/auspex/s10/chip/euterpe/compass/baseplate/toplabel.ly | sed 's\"//g' >> gards/ck.emerge.tab.tmp
sed -e 's/\(...\)\[\(.\)\]\1<\2>/' < gards/ck.emerge.tab.tmp > gards/ck.emerge.tab
```

CHIPROOT=/n/auspex/s10/chip/euterpe /n/auspex/s10/chip/euterpe/tools/bin/emerge -f -R -p gards/ck.emerge.tab -e

Running emerge compiled on Sun Sep 25 06:02:39 GMT 1994

gards/ck.v2e -o gards/ck.edif -O gards/ck.emerge.log -I ../cg/cgclockbias.v2e cgclockbias

Consuming edif file gards/ck.v2e

rm -f gards/ck.emerge.tab.tmp

```
Found edif structure: CK_46_V2E
Flattening edif;
flattened 20 instances; created 17 nets in CK_46_V2E
Reading Edif file for instance placement: ../cg/cgclockbias.v2e
Consuming power table information file gards/ck.emerge.tab
Performing Edif Transformations...
Disgorging edif file gards/ck.edif
Writing edif structure: gards_47_ck_46_edif
Memory usage: 0.246MB
/usr/local/bin/perl genpim.pl > pim.tmp
mv pim.tmp gards/ck-pass1.pim
#
# Get an initial sdl file. A manhattan approximation will be used
#
gmake GARDS_DISPLAY=clio:0.0 CYCLETIME=895 gards/ck-pass2.sdl
gmake[2]: Entering directory `/N/auspex/root/s10/chip/euterpe/verilog/bsrc/ck'
gmake[1]: Leaving directory `/N/auspex/root/s10/chip/euterpe/verilog/bsrc/ck'
[finished at Sun Sep 25 09:35:22 PDT 1994 -- exit status 1]
```

tbr

Sent:

Sunday, September 25, 1994 12:13 PM

To:

'Mark Hofmann'

Subject:

output of euterpe/verilog/bsrc/ck/.checkoutrc (fwd)

Follow Up Flag: Follow up

Flag Status:

Red

Mark Hofmann wrote (on Sun Sep 25):

Hi Tim,

When I release "ck" I get the following, (but it builds fine locally). Can you see what's wrong?

Do you have a power.tab.local? I don't see one checked in.

If that's it, you can either add a dummy file, ot put the following in the Makefile

\$(GARDS_DIR)/ck.power.tab.local: touch \$@

Sent: Sunday, September 25, 1994 12:16 PM

To: 'Tim B. Robinson'

Subject: Re: output of euterpe/verilog/bsrc/ck/.checkoutrc (fwd)

Tim B. Robinson writes:

Do you have a power.tab.local? I don't see one checked in.

If that's it, you can either add a dummy file, ot put the following in the Makefile

\$(GARDS_DIR)/ck.power.tab.local: touch \$@

I think that's it. I'm releasing now...

-hopper

tbr

Sent:

Sunday, September 25, 1994 1:33 PM

To:

'doi'

Subject:

chipq

Follow Up Flag: Follow up

Flag Status:

Red

I still see it report 0:59 right after it starts a job:

	ID Target Directory	Machine(pid)	Who	Stat
	591 proteus/leafgen 599 euterpe/verilog/bsrc/io	staypuft(2673) godzilla(8412)	brianl tbr	4:10 1:44
	602 euterpe/verilog/bsrc/mst	medusa(2395)	tbr	0:25
4	604 euterpe/verilog/bsrc/mc	ghidra(15767)	tbr	0:59

From: vant [vanthof@hestia]

Sent: Sunday, September 25, 1994 1:44 PM

To: 'Mark Hofmann'

Cc: 'Tim B. Robinson'; 'Dave Van't Hof'

Subject: Re: Tomato dead?

Mark Hofmann writes:

> Tim B. Robinson writes:
> Dave had a DRC run on it earlier in the evening. That may have been an important one, so you may want to check with him. Right now most machines are idle. Let's hang on till either we confirm we need it > for an important DRC, or else all the others get loaded up. > Okay. Dave- do we need tomato up for DRCs? > -thanks, > hopper

Yes, it was important. One of the euterpe fullchip drc runs, either upper or lower, I don't remember.

Dave

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering, Inc. "What rolls down stairs, alone or in pairs, rolls over the neighbor's dog? What's great for a snack and fits on your back? It's log, log, log!"

LOG from BLAMMO! (tm) All kids love Log! #include <std disclaim.h>

vant [vanthof@hestia]

Sent:

Sunday, September 25, 1994 1:56 PM

To:

'Fred Obermeier'; 'Geert Rosseel'

Cc:

'Dave Van't Hof'; 'Mark Hofmann'; 'Tim B. Robinson'; 'Lisa Robinson'; 'Tom Vo'

Subject:

orchistmp metals drc

The orchistmp drc's finished and there are some errors.

The error file is in

/u/vanthof/compass/mobi/orchis/tapeout/orchistmp_upper.err

The suspicious errors are the metal s2 spacing violations. I have not looked at these yet as I can't from home.

Thanks,

Dave

MicroUnity Systems Engineering, Dave Van't Hof vanthof@microunity.com

Inc.

"What rolls down stairs, alone or in pairs, rolls over the neighbor's dog?

What's great for a snack and fits on your back? It's log, log, log!" LOG from BLAMMO! (tm) All kids love Log! #incluce <std_disclaim.h>

From: Lisa Robinson [lisar@nosferatu]

Sent: Sunday, September 25, 1994 4:37 PM

To: 'mws@nosferatu'; 'jeffm@nosferatu'

Cc: 'dickson@nosferatu'; 'tbr@nosferatu'

Subject: bback of cyl 0 problem

Dump in /n/rhodan/s3/euterpe/verilog/bsrc/test15.*

Lisa R.

John Campbell [solo@echidna]

Sent:

Sunday, September 25, 1994 6:01 PM

To:

'Warren R. Ong'

Cc:

'Mark Hofmann'; 'Dave Van't Hof'; 'Thomas Laidig'; 'Geert Rosseel'

Subject:

ea..mumble.lvs

Sep 19 15:48 /u/chip/euterpe/proteus/compass/layouts/ealnf36s9x4a.ly
Sep 15 10:40

/n/auspex/s10/chip/euterpe/proteus/ged/ea/ealnf36s9x4a/spice_cn.1.1

looks like someone introduced a few changes in this one. maybe they were less than perfect. let's look tomorrow.

regards,

solo a.k.a. John Campbell

x516

Sent: Sunday, September 25, 1994 9:28 PM

To: 'Tim B. Robinson'
Cc: 'Richard Dickson'
Subject: Re: ck section

Tim B. Robinson writes:

There is a problem with whatever renaming has been done. I can't get the top level to compile. What is the correct module name to be instantiated at the top level after you latest changes?

Okay. I probably screwed up. I think the module name was "ck_fgen" and I changed it to "ck_ck" in cktop.V and also in cuterpe.V (the latter checked in, but not released). Let me know what I need to change or, feel free to change it as you need.

-hopper

Exhibit C6

tbr

Sent:

Sunday, September 25, 1994 9:43 PM

To:

'Mark Hofmann'

Cc:

'Richard Dickson'

Subject:

Re: ck section

Follow Up Flag: Follow up

ric. on occao.

Flag Status:

Red

Mark Hofmann wrote (on Sun Sep 25):

Tim B. Robinson writes:

There is a problem with whatever renaming has been done. I can't get the top level to compile. What is the correct module name to be instantiated at the top level after you latest changes?

Okay. I probably screwed up. I think the module name was "ck_fgen" and I changed it to "ck_ck" in cktop.V and also in euterpe.V (the latter checked in, but not released). Let me know what I need to change or, feel free to change it as you need.

I fixed it. It seem to need to be just 'ck' which is consisten with the module name having to match the section name. I have released a new top level BOM which brings everything up to date except cc.

From: Richard Dickson [dickson@demeter]

Sent: Sunday, September 25, 1994 11:04 PM

To: 'tbr@demeter'

Subject: xlu

tim,

there was a csyn error that tom vo fixed in the xlu last time around. error (DiffInputNodePairCheck.755) in file "tbr_euterpe-pass1.splvs": leaf-input differential is missing a complementary leaf-input

 $instance\ path:\ top.xxlug_ctrldatag_q_9ag_q_9a_42_106p7p_1.xlrsltr9_42$

cellname path: top.scsmf3rv3 .is3_ad1ph

 $instance\ path:\ top.xxlug_ctrldatag_q_9ag_q_9a_62_126p9p_1.xlrsltr9_n_62$

cellname path: top.scsmf3v3 .sis1_ad1ph

dickson

tbr

Sent:

Sunday, September 25, 1994 11:06 PM

To:

'Richard Dickson'

Cc:

'vo'; 'hopper'

Subject:

xlu

Follow Up Flag: Follow up

Flag Status:

Red

Richard Dickson wrote (on Sun Sep 25):

tim,

there was a csyn error that tom vo fixed in the xlu last time around. error (DiffInputNodePairCheck.755) in file "tbr_euterpe-pass1.splvs": leaf-inp ut differential is missing a complementary leaf-input

instance path: top.xxlug_ctrldatag_q_9ag_q_9a_42_106p7p_1.xlrsltr9_42

cellname path: top.scsmf3rv3

.is3_ad1ph

instance path: top.xxlug_ctrldatag_q_9ag_q_9a_62_126p9p_1.xlrsltr9_n_62

cellname path: top.scsmf3v3

sisl adlph.

dickson

Do you know what he fixed? I think I have the latest schematics etc (I'll double check).

tbr

Sent:

Sunday, September 25, 1994 11:56 PM

To:

'vant'

Cc:

'bill@aphrodite'; 'dickson@aphrodite'; 'fwo@aphrodite'; 'vanthof@aphrodite'

Subject:

Re: topt swing checks

Follow Up Flag: Follow up

Flag Status:

Red

vant wrote (on Sun Sep 25):

Tim B. Robinson writes:

>For now I am only running the first pass (since we don't have a full >route), then runnign it through the pass that converts the strength >file to an edif file. I get exit status 4 on the first run and 0 (not >forced) on the second.

>Tim

Hmm, that doesn't sound right. I'll look into it, topt should consistantly report the same errors for each run.

Bear in mind that on the second run we don't even give a -p option, so it's not doing very much. Here is the command:

CHIPROOT=/n/auspex/s15/tbr/euterpe /n/auspex/s15/tbr/euterpe/tools/bin/topt -e gards/tbr_euterpe.edif -o gards/tbr_euterpe. pass I.edif.tmp -g /n/auspex/s I 5/tbr/euterpe/proteus/leafgen/toptList -g /n/auspex/s I 5/tbr/euterpe/proteus/exlax/toptList g /n/auspex/s15/tbr/euterpe/proteus/custom/toptList \

-A /n/auspex/s15/tbr/euterpe/proteus/leafgen/caps/cap.lib -A /n/auspex/s15/tbr/euterpe/proteus/exlax/caps/cap.lib -A /n/auspex/s15/tbr/euterpe/proteus/custom/caps/cap.lib -K gards/tbr_euterpe-pass1.strength -E vref_0ph -0

tbr

Sent:

Monday, September 26, 1994 3:08 AM

To:

'hopper'; 'wingard'

Cc:

'vanthof'

Subject:

LVS netlist

Follow Up Flag: Follow up

LVOHELIS

Flag Status:

Red

My attempt to get a top level LVS netlist seems to have died with:

MicroUnity Spice Interface run on Sep 25 22:0:33 1994 DESIGN NAME: 'TBR_EUTERPE_PASS1' DESIGN COMPILATION ON Sep 25 22:0:39 1994

No error detected 1 oversights detected 52 warnings detected

cpu time 0:26:44 elapsed time 2:23:01

Any idea what this could mean? pepermill is still grinding, but I've not seen this output before. There is nothing else indicating an error.

^{**}ERROR** in <stdin>(34): match failed for instance card: [xr in out 0.050]

tbr

Sent:

Monday, September 26, 1994 8:12 AM

To:

'dickson'

Subject:

csyn

Follow Up Flag: Follow up

Flag Status:

Red

Output from the latest run in

~tbr/euterpe/verilog/bsrc/tbr_euterpe-pass1.csyn

We are down to 81K. There should be stuff in there still about the 0p/1p problem on the XLU output.

To: 'Tim B. Robinson' 'hopper@aphrodite'; 'wingard@aphrodite'; 'vanthof@aphrodite' Cc: Subject: Re: LVS netlist Tim B. Robinson writes: >My attempt to get a top level LVS netlist seems to have died with: >MicroUnity Spice Interface run on Sep 25 22:0:33 1994 DESIGN NAME: 'TBR EUTERPE PASSI' DESIGN COMPILATION ON Sep 25 22:0:39 1994 > > No error detected > 1 oversights detected > 52 warnings detected >cpu time 0:26:44 >elapsed time 2:23:01 >**ERROR** in <stdin>(34): match failed for instance card: [xr in out 0.050] >Any idea what this could mean? pepermill is still grinding, but I've >not seen this output before. There is nothing else indicating an >error. >Tim > That's a peppermill error. When it displays teh 'cpu time x:xx:xx', then the spice.ex phase is complete. The error being displayed is for a 'shorting resistor' which is used to replace objects like 0 volt voltage regulators (to measure current). I'll have to take a look at the intermediate spice netlist to track this

down.

Dave

From:

Sent:

vant [vanthof@hestia]

Monday, September 26, 1994 8:17 AM

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering, Inc. "What rolls down stairs, alone or in pairs, rolls over the neighbor's dog? What's great for a snack and fits on your back? It's log, log, log!"

LOG from BLAMMO! (tm) All kids love Log! #incluce <std_disclaim.h>

tbr

Sent:

Monday, September 26, 1994 8:27 AM

To:

'vant'

Cc:

'hopper@aphrodite'; 'vanthof@aphrodite'; 'wingard@aphrodite'

Subject:

Re: LVS netlist

Follow Up Flag: Follow up

Flag Status:

Red

vant wrote (on Mon Sep 26):

```
Tim B. Robinson writes:
>My attempt to get a top level LVS netlist seems to have died with:
>MicroUnity Spice Interface run on Sep 25 22:0:33 1994
  DESIGN NAME: 'TBR_EUTERPE_PASS1'
   DESIGN COMPILATION ON Sep 25 22:0:39 1994
> No error detected
> 1 oversights detected
> 52 warnings detected
>cpu time
            0:26:44
>elapsed time 2:23:01
>**ERROR** in <stdin>(34); match failed for instance card: [xr in out 0.050]
>Any idea what this could mean? pepermill is still grinding, but I've
>not seen this output before. There is nothing else indicating an
>error.
>Tim
```

That's a peppermill error. When it displays teh 'cpu time x:xx:xx', then the spice.ex phase is complete.

The error being displayed is for a 'shorting resistor' which is used to replace objects like 0 volt voltage regulators (to measure current).

I'll have to take a look at the intermediate spice netlist to track this

Well, it actually completed and I have a csyn result. It's looking good, we are down to 81K of output.

The netlists are in my bsrc, filenames are tbr euterpe-pass1.*

From: Jay Tomlinson [woody@ares]

Sent: Monday, September 26, 1994 11:42 AM

To: 'tbe@MicroUnity.com'

Cc: 'dane@ares'; 'graham@ares'; 'arya@ares'; 'bfox@ares'; 'wayne@ares'; 'tbr@ares'; 'albers@ares';

'ras@ares'; 'yves@ares'; 'rich@ares'; 'pmayer@ares'; 'hestia@ares'

Subject: 9/23 pcb meeting actions

tbe@MicroUnity.com wrote (on Fri Sep 23):

Following are actions and status resulting from the pcb meeting held 9/23/94:

1) The prt files for Calliope and Euterpe do not include the giant ground pad connecting the space transformer to the pcb.

action: Jay to revise gyg files to show connection to ground. Done. morpheus/verilog/slibsrc BOM 23.0 hestia/verilog/p620_00001_0000/BOM 38.0.

Jay

tbr

Sent:

Monday, September 26, 1994 2:31 PM

To:

'Fred Obermeier'

Cc:

'dickson@aphrodite'; 'fwo@pelagon'; 'vo@aphrodite'

Subject:

Re: missing csyne error

Follow Up Flag: Follow up

Flag Status: Red

Fred Obermeier wrote (on Mon Sep 26):

Tim Robinson said:

> ... no csyn message about mixed 0p, 1p, and mp inputs.

Csyn should complain about having one net drive 0p and 1p inputs. Is there a spice deck I could look at?

Yes.

~tbr/euterpe/verilog/bsrc/tbr_euterpe-pass1.splvs

tbr

Sent:

Monday, September 26, 1994 4:27 PM

To:

'doi'

Subject:

stupidity

Follow Up Flag: Follow up

Flag Status:

Red

OK, here's what I did. Edited the file I intended to edit. Did a checkin in a different directory which actually did nothing, but I didn't notice:

tbr@aphrodite ~/euterpe/verilog/bsrc/rg 450 % cd ../io tbr@aphrodite ~/euterpe/verilog/bsrc/io 451 % cvs ci -m 'run both sections even when first one fails timing' .checkoutrc tbr@aphrodite ~/euterpe/verilog/bsrc/io 452 % cd ../cp

tbr@aphrodite ~/euterpe/verilog/bsrc/cp 453 % cvs -n update

Then did the releasbom in the right place, which of course also did nothing!

Subject:

Herman Chu [hchu@phobos.microunity.com]

Sent:

Monday, September 26, 1994 6:14 PM

To: Cc: 'noel@phobos.microunity.com'; 'trancy@phobos.microunity.com' 'hestia@phobos.microunity.com'; 'euterpe@phobos.microunity.com';

'calliope@phobos.microunity.com'; 'hchu@phobos.microunity.com'

TAB Lead Steady-state Tehrmal Testing/Analysis Update

In the last email I reported the estimated lead temperature for 1 lead powered on and 5 leads powered on test cases. I have completed testing on 32 leads powered on case since then. Same test conditions as before with 330 mAmps to each lead. Based upon the test results, The lead temperature is estimated to be 85 deg C at 25 deg C ambient for this case. This shows that the lead temperature will exceed 100 deg C at the worst environmental condition of 50 deg C ambient.

Trancy and I discussed these results with Geert last Friday. In his opinion, the current will be well distributed between all the power leads, therefore this scenario, where most of the current will be carried by the

62 power leads concentrated in 2 opposite corners of the Eu TAB frame, will never occur. If the current will be carried evenly among all the power leads, then each lead will only be carrying about 177 mAmps instead of the 330 mAmps, thus I don't see any thermal issue with that.

As for Calliope, there are less power leads on Calliope than Euterpe (55 leads). Similarly, if all the current is evenly distributed among them, then each lead will have about 303 mAmps. Calliope has 20 power leads concentrated at the middle portion on one side of the TAB frame. The extrapolated lead temperature is around 95 deg C at 50 deg C ambient.

In conclusion, if the current will be carried evenly among the power leads, then thermally the TAB frame should not be a problem, but Calliope's power leads are expected to be hotter than Euterpe's.

Please let me know if you guys have any questions.

Regards, Herman

Sent:

Alan Corry [agc@luckboy] Monday, September 26, 1994 8:09 PM

To:

'Geert Rosseel'

Subject:

пb

I am running NB in my area :

~agc/euterpe/verilog/bsrc/nb

the file "errors" is the log for this run

Buffalo Chip [chip@rhodan]

Sent:

Monday, September 26, 1994 9:49 PM

To:

'geert@rhodan'

Subject:

output of euterpe/verilog/bsrc/ctio/.checkoutrc

The output from euterpe/verilog/bsrc/ctio/.checkoutrc is 280k, so it is not included in this mail message. Instead, check the file

/n/tmp/chiplog/geert.rhodan.14108.euterpe-verilog-bsrc-ctio

(which is accessible from all machines). This file will disappear in about 5 days.

By the way, the exit status returned by .checkoutrc was 0.

Sent:

Buffalo Chip [chip@rhea] Monday, September 26, 1994 9:50 PM 'geert@rhea'

To:

Subject:

pager log message

page from chip to geert:
Release euterpe/verilog/bsrc/ctio BOM 13.0 initiated by geert completed @ Mon Sep 26
19:48:58 PDT 1994 with exit status 0.. chip

Buffalo Chip [chip@rhodan]

Sent:

Monday, September 26, 1994 10:17 PM

To:

'geert@rhodan'

Subject:

output of euterpe/verilog/bsrc/cj/.checkoutrc

The output from euterpe/verilog/bsrc/cj/.checkoutrc is 144k, so it is not included in this mail message. Instead, check the file

/n/tmp/chiplog/geert.rhodan.18036.euterpe-verilog-bsrc-cj

(which is accessible from all machines). This file will disappear in about 5 days.

By the way, the exit status returned by .checkoutrc was 0.

Sent:

Buffalo Chip [chip@rhea] Monday, September 26, 1994 10:18 PM

To:

'geert@rhea'

Subject:

pager log message

page from chip to geert: Release euterpe/verilog/bsrc/cj BOM 53.0 initiated by geert completed @ Mon Sep 26 20:16:38 PDT 1994 with exit status 0.. chip From: Sent:

Geert Rosseel [geert@rhea] Monday, September 26, 1994 11:12 PM 'geert@rhea'

To:

Subject:

pager log, sender copy

page from geert to geert:
pageme gmake geert_euterpegards start:Sep_26_21:09 end: Sep_26_21:10 exit

Sent:

Geert Rosseel [geert@rhea] Monday, September 26, 1994 11:20 PM 'geert@rhea'

To:

Subject:

pager log message

page from geert to geert:
pageme gmake geert_euterpegards start:Sep_26_21:12 end: Sep_26_21:18 exit

Sent:

Geert Rosseel [geert@rhea] Monday, September 26, 1994 11:21 PM 'geert@rhea'

To:

Subject:

pager log, sender copy

page from geert to geert:
pageme gmake geert_euterpegards start:Sep_26_21:19 end: Sep_26_21:20 exit
1

tbr

Sent:

Monday, September 26, 1994 11:22 PM

To:

'Richard Dickson'

Subject:

gards check-in

Follow Up Flag: Follow up

Flag Status:

Red

Richard Dickson wrote (on Mon Sep 26):

tim,

when i finish a route of a block do i 'cvs ci gards' to get the route checked in ???

you need to copy over and add two files (if they are not there already) then do a releasebom. You need a '.checkoutrc' and a 'clean-request'

try doing:

cp /u/chip/euterpe/verilog/bsrc/cdio/.checkoutrc . cp /u/chip/euterpe/verilog/bsrc/cdio/clean-request. cvs add .checkoutrc clean-request cvs ci -m 'your message' releasbom -p -m 'another message'

(-p means you get paged when its done).

Buffalo Chip [chip@staypuft]

Sent:

Monday, September 26, 1994 11:34 PM

To:

'geert@staypuft'

Subject:

output of euterpe/verilog/bsrc/cp/.checkoutrc

The output from euterpe/verilog/bsrc/cp/.checkoutrc is 144k, so it is not included in this mail message. Instead, check the file

/n/tmp/chiplog/geert.staypuft.1961.euterpe-verilog-bsrc-cp

(which is accessible from all machines). This file will disappear in about 5 days.

By the way, the exit status returned by .checkoutrc was 0.

From: Richard Dickson [dickson@demeter]

Sent: Monday, September 26, 1994 11:35 PM

To: 'tbr@demeter'

Subject: gf

tim,

i followed your recipe for gf and at the releasebom step i get this

Releasing BOM in /n/rama/s5/dickson/euterpe/verilog/bsrc/gf

mkbom: The following is found in the repository (and the most recent BOM), but n

ot locally: mkbom:

mkbom: Files : clean-request

mkbom:

mkbom: Error: Local directory is out-of-date with respect to the repository.

Problems with mkbom - return code 1

?????

dickson

tbr

Sent:

Monday, September 26, 1994 11:42 PM

To:

'Richard Dickson'

Subject:

af

Follow Up Flag: Follow up

Flag Status:

Red

Richard Dickson wrote (on Mon Sep 26):

tim,

i followed your recipe for gf and at the releasebom step i get this

Releasing BOM in /n/rama/s5/dickson/euterpe/verilog/bsrc/gf

mkbom: The following is found in the repository (and the most recent BOM), but n

ot locally: mkbom:

mkbom: Files

: clean-request

mkbom:

mkbom: Error: Local directory is out-of-date with respect to the repository.

Problems with mkbom - return code 1

?????

dickson

Do a cvs update to pick up that file. Someone else already added it. Then do the release again.

Buffalo Chip [chip@rhodan]

Sent:

Tuesday, September 27, 1994 12:10 AM

To:

'geert@rhodan'

Subject:

output of euterpe/verilog/bsrc/iq/.checkoutrc

The output from euterpe/verilog/bsrc/iq/.checkoutrc is 200k, so it is not included in this mail message. Instead, check the file

/n/tmp/chiplog/geert.rhodan.20920.euterpe-verilog-bsrc-iq

(which is accessible from all machines). This file will disappear in about 5 days.

By the way, the exit status returned by .checkoutrc was 1.

tbr

Sent:

Tuesday, September 27, 1994 12:16 AM

To:

'Richard Dickson'

Subject:

release on demeter

oubject.

release on derive

Follow Up Flag: Follow up

Flag Status:

Red

Richard Dickson wrote (on Mon Sep 26):

tim,

i cant kill the job. (uchip is owner)

say 'chipq' which will display something like:

tbr@gamorra ~/euterpe/verilog/bsrc/io 407 % chipq

ID Target Directory	Machine(pid)	Who	Stat
1 650 euterpe/verilog/bsrc/iq	rhodan(20528)		1:09
2 652 euterpe/verilog/bsrc/io	gamorra(1702)		0:22
3 653 euterpe/verilog/bsrc/mc	demeter(1425)		son 0:09
4 654 euterpe/verilog/bsrc/gf	demeter(1766)		son wait

look for the ID, (653 and 654) then you can do

chipq-k 653

chipq-k 654

which will kill them. Then on your favorite spare 10 do

releasebom -F

in each of the appropriate directories. (The -f is needed because you have to force it to re-release an unchecnged BOM). Normally only one build is allowed to run on a machine at once, so if you release them both on the same machine they will be serialized.

Let me know if you have any trouble and I'll fix it.

tbr

Sent:

Tuesday, September 27, 1994 12:19 AM

To:

'ericm'

Subject:

xmeter

Follow Up Flag: Follow up

Flag Status:

Red

tbr@gamorra ~/euterpe/verilog/bsrc/io 412 % rsh ghidra xmeter Error: Can't Open display tbr@gamorra ~/euterpe/verilog/bsrc/io 413 % printenv DISPLAY

192.216.207.9:0.0

tbr

Sent:

Tuesday, September 27, 1994 12:45 AM

To:

'ericm'

Subject:

xmeter

Follow Up Flag: Follow up

Flag Status:

Red

I figured out how to get it to run, for a few seconds at least, then:

 $tbr@godzilla \sim / euterpe/verilog/bsrc/rg/gards~410~\%~xmeter~-obd~red~-obg~blue~-o~fg~green~godzilla~trex~$

X Error of failed request: BadGC (invalid GC parameter)
Major opcode of failed request: 56 (X_ChangeGC)

Minor opcode of failed request: 0 Resource id in failed request: 0x14 Serial number of failed request: 106

Current serial number in output stream: 109

With the above command it seems to be reproducible

```
Sent:
                     Tuesday, September 27, 1994 1:15 AM
                     'geert@staypuft'
To:
                     output of euterpe/verilog/bsrc/iq/.checkoutrc
Subject:
Mon Sep 26 23:13:50 PDT 1994 (geert Mon, 26 Sep 1994 23:08:28 -0700)
euterpe/verilog/bsrc/iq
   [Release BOM (V29.0) in euterpe/verilog/bsrc/iq (Mon Sep 26 23:13:50 PDT 1994)]
         euterpe/verilog/bsrc/iq
                                                                   BOM 29.0
Dir
22.2
         .checkoutrc
12.1
         1.ut
         Makefile
1.27
24.4
         clean-request
20.3
         genpim.pl
1.17
         iq.V
20.5
         iq_control.pim
(20.4)
2.6
         igbr.tst
1.9
         iqfree.tst
1.8
         iqfree5.tst
         iqhold.tst
1.8
1.9
         iqhold5.tst
1.1
         iqholdq2.Veqn
1.1
         iqholdq7.Veqn
1.2
         iqholdqq.Veqn
2.2
         iqhxnumi4.Veqn
3.1
         iqpredq4.Veqn
3.1
         igpredg9.Veqn
         igrst.tst
9.2
1.1
         iqtrgtqs.Veqn
2.1
         iqvldqt5.Veqn
         pimlib.pl
20.1
         power.tab.local
20.2
===> running euterpe/verilog/bsrc/iq/.checkoutrc (Mon Sep 26 23:13:56 PDT
1994) <===
gmake: 'clean' is up to date.
gmake[1]: *** [gards/iq-iter] Error 1
gmake: *** [iqgards] Error 1
# turn off pgroute
 -f gards/nopgroute ] | touch gards/nopgroute # # use padtiles # [ -f gards/usepadtiles
] || touch gards/usepadtiles # # use pifpack # [ -f gards/usepifpack ] || touch
gards/usepifpack # # insert an instance of the clock tree # [ -f gards/addclock ] || touch
gards/addclock # # disable old dcell placement obstruction # [ -f gards/noobs ] | touch
gards/noobs # # now do it . .
gmake GARDS DISPLAY=clio:0.0 gards/iq-iter
gmake[1]: Entering directory
 /N/auspex/root/s10/chip/euterpe/verilog/bsrc/iq'
# Final report
    Done if no timing errors
    Iterate if only correctable timing errors
    Give up if uncorrectable timing errors
cp gards/ordered.all.nets gards/iq.ordered.all.nets CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/bin/topt -p
/n/auspex/s10/chip/euterpe/proteus/misc/power.tab -p gards/iq.power.tab.local \
      -h /n/auspex/s10/chip/euterpe/proteus/leafgen/dcload/dcload.lib -h
/n/auspex/s10/chip/euterpe/proteus/exlax/dcload/dcload.lib -h
/n/auspex/s10/chip/euterpe/proteus/custom/dcload/dcload.lib \
```

Buffalo Chip [chip@staypuft]

From:

```
-g /n/auspex/s10/chip/euterpe/proteus/leafgen/toptList -g
/n/auspex/s10/chip/euterpe/proteus/exlax/toptList -g
/n/auspex/s10/chip/euterpe/proteus/custom/toptList \
      -A /n/auspex/s10/chip/euterpe/proteus/leafgen/caps/cap.lib -A
/n/auspex/s10/chip/euterpe/proteus/exlax/caps/cap.lib -A
/n/auspex/s10/chip/euterpe/proteus/custom/caps/cap.lib \
      -H /n/auspex/s10/chip/euterpe/proteus/leafgen/time/tim.lib -H
/n/auspex/s10/chip/euterpe/proteus/custom/time/tim.lib -H
/n/auspex/s10/chip/euterpe/proteus/exlax/time/tim.lib \
      -1 926 \
      -e gards/iq.edif \
      -K iq-base.strength \
      -L iq-base.netcap \
      -s gards/iq-final.stat \
      -O gards/iq-final.topt.log \
      -z 2 -M mobimos -R -t 50 -b 10 -a 24 -S; \ case $? in \
      0) echo -n '**** converged in 0 iteration'; \
         if (expr 0 = 1 > /dev/null) then \
            echo ' ****'; \
         else \
            echo 's ****'; \
         fi; \
         touch gards/iq-iter;; \
      1) if (expr 0 \gt 8 \gt /dev/null) then \gt
            exit 1; \
           else \
            cp iq-base.pim gards/iq-iter.pim; \
            gmake GARDS DISPLAY=clio:0.0 CYCLETIME=895 gards/iq-iter.garout.lis | exit 1;
            cp gards/iq-iter.netcap iq-base.netcap; \
            cp gards/iq-iter.strength iq-base.strength; \
            gmake GARDS DISPLAY=clio:0.0 ITERATION=`expr 0 + 1` gards/iq-iter; \
         fi ;; \
      *) exit 1;; \
esac
Running topt (Power OPTimizer) compiled on Tue Sep 27 00:52:10 GMT 1994
Processing a: Mobimos, Flop/Latch design
    Consuming edif file gards/iq.edif
      Found edif structure: gards 47 iq 46 edif
    Flattening edif;
      IQ already flat.
      found 1745 instances;
                              found 3951 nets in gards_47_iq_46_edif
    Consuming power table information file
/n/auspex/s10/chip/euterpe/proteus/misc/power.tab
    Consuming power table information file gards/iq.power.tab.local
      Reading Stats file
/n/auspex/s10/chip/euterpe/proteus/leafgen/stats.ecl
     Reading Stats file
/n/auspex/s10/chip/euterpe/proteus/leafgen/stats.cmos
      Reading Stats file /n/auspex/s10/chip/euterpe/proteus/exlax/stats.ea
      Reading Stats file
/n/auspex/s10/chip/euterpe/proteus/custom/stats.ecl
      Reading Legal Cell List file
/n/auspex/s10/chip/euterpe/proteus/leafgen/toptList
      Reading Legal Cell List file
/n/auspex/s10/chip/euterpe/proteus/exlax/toptList
      Reading Legal Cell List file
/n/auspex/s10/chip/euterpe/proteus/custom/toptList
      Performing Edif Transformations...
      Reading DC Loads file
/n/auspex/s10/chip/euterpe/proteus/leafgen/dcload/dcload.lib
      Reading DC Loads file
/n/auspex/s10/chip/euterpe/proteus/exlax/dcload/dcload.lib
     Reading DC Loads file
/n/auspex/s10/chip/euterpe/proteus/custom/dcload/dcload.lib
```

Reading LPE extracted data from iq-base.netcap.

Reading pin cap values from /n/auspex/s10/chip/euterpe/proteus/leafgen/caps/cap.lib Reading pin cap values from /n/auspex/s10/chip/euterpe/proteus/exlax/caps/cap.lib Reading pin cap values from /n/auspex/s10/chip/euterpe/proteus/custom/caps/cap.lib Status information in gards/iq-final.stat Warning! Cell cgclockbias not on legal cell Any gate in it's path is not AC power optimized No swing calculations will be performed Pruning flattened network of unused instances... 0 pruned in 1 Checking/Setting swing values... Reading Cap/Delay table file /n/auspex/s10/chip/euterpe/proteus/leafgen/time/tim.lib Reading Cap/Delay table file /n/auspex/s10/chip/euterpe/proteus/custom/time/tim.lib Warning! Cell cache at line 4 is not in legal cell list Warning! Cell cahalf at line 10 is not in legal cell list Warning! Cell cr at line 13 is not in legal cell list Warning! Cell ctag at line 20 is not in legal cell list Warning! Cell gtlb at line 23 is not in legal cell list Warning! Cell sccgbfr0 at line 52 is not in legal cell list Warning! Cell sccgdr at line 94 is not in legal cell list Reading Cap/Delay table file /n/auspex/s10/chip/euterpe/proteus/exlax/time/tim.lib Connecting floating differential inputs to net vref_0ph... Connected 0 inputs to net vref Oph ... Reading the drive strength file iq-base.strength and setting power levels NOTE! Cell cgclockbias has strength of 0 DC Load checks only for cell(s): eawwlvref56s7x4a eawwlvref20s10x1a eawwlvref16s2x4a xbc01df32s xbc01df24s xbc01df16s xbc01df12s xbc01df8s xbc01df6s xbc01df4s xbc01df2s xbc01 xbcmos2ecldf16s xbcmos2ecldf12s xbcmos2ecldf8s xbcmos2ecldf4s xbcmos2ecldf2s xbcmos2ecl Warning! No CKFI_AD1PH pin capacitance data for cgclockbias Warning! No CKFI_BD1PH pin capacitance data for cgclockbias Warning! No CKRI_AD1PH pin capacitance data for cgclockbias Warning! No CKRI_BD1PH pin capacitance data for cgclockbias Warning! No CLR ABM<8> pin capacitance data for cgclockbias Warning! No CLR_ABM<7> pin capacitance data for cgclockbias Warning! No CLR_ABM<6> pin capacitance data for cgclockbias Warning! No CLR_ABM<5> pin capacitance data for cgclockbias Warning! No CLR_ABM<4> pin capacitance data for cgclockbias Warning! No CLR_ABM<3> pin capacitance data for cgclockbias Warning! No CLR_ABM<2> pin capacitance data for cgclockbias Warning! No CLR_ABM<1> pin capacitance data for cgclockbias Warning! No CLR_ABM<0> pin capacitance data for cgclockbias Warning! No PHI_ANM<8> pin capacitance data for cgclockbias Warning! No PHI ANM<7> pin capacitance data for cgclockbias Warning! No PHI ANM<6> pin capacitance data for cgclockbias Warning! No PHI ANM<5> pin capacitance data for cgclockbias Warning! No PHI_ANM<4> pin capacitance data for cgclockbias Warning! No PHI_ANM<3> pin capacitance data for cgclockbias Warning! No PHI_ANM<2> pin capacitance data for cgclockbias Warning! No PHI ANM<1> pin capacitance data for cgclockbias Warning! No PHI_ANM<0> pin capacitance data for cgclockbias Warning! No PHI_BNM<8> pin capacitance data for cgclockbias Warning! No PHI BNM<7> pin capacitance data for cgclockbias Warning! No PHI BNM<6> pin capacitance data for cgclockbias Warning! No PHI_BNM<5> pin capacitance data for cgclockbias Warning! No PHI BNM<4> pin capacitance data for cgclockbias Warning! No PHI BNM<3> pin capacitance data for cgclockbias Warning! No PHI_BNM<2> pin capacitance data for cgclockbias Warning! No PHI_BNM<1> pin capacitance data for cgclockbias Warning! No PHI BNM<0> pin capacitance data for cgclockbias Warning! No RD BM<8> pin capacitance data for cgclockbias Warning! No RD BM<7> pin capacitance data for cgclockbias Warning! No RD_BM<6> pin capacitance data for cgclockbias Warning! No RD_BM<5> pin capacitance data for cgclockbias Warning! No RD_BM<4> pin capacitance data for cgclockbias Warning! No RD_BM<3> pin capacitance data for cgclockbias Warning! No RD_BM<2> pin capacitance data for cgclockbias Warning! No RD_BM<1> pin capacitance data for cgclockbias Warning! No RD_BM<0> pin capacitance data for cgclockbias Warning! No SI_AM<8> pin capacitance data for cgclockbias Warning! No SI_AM<7> pin capacitance data for cgclockbias Warning! No SI_AM<6> pin capacitance data for cgclockbias Warning! No SI_AM<5> pin capacitance data for cgclockbias Warning! No SI AM<4> pin capacitance data for cgclockbias Warning! No SI AM<3> pin capacitance data for cgclockbias Warning! No SI_AM<2> pin capacitance data for cgclockbias Warning! No SI AM<1> pin capacitance data for cgclockbias Warning! No SI AM<0> pin capacitance

data for cgclockbias Warning! No VFFMAX pin capacitance data for cgclockbias Warning! No VFFMIN pin capacitance data for cgclockbias Warning! No VFFNOM pin capacitance data for cgclockbias Warning! No VFFREFMIN pin capacitance data for cgclockbias Warning! No VFFREFMIN pin capacitance data for cgclockbias Warning! No VFFREFNOM pin capacitance data for cgclockbias Warning! No VFFVAR pin capacitance data for cgclockbias Warning! No VRRG<2> pin capacitance data for cgclockbias Warning! No VRRG<1> pin capacitance data for cgclockbias Warning! No VRRG<0> pin capacitance data for cgclockbias Warning! No XFER_BM<8> pin capacitance data for cgclockbias Warning! No XFER_BM<6> pin capacitance data for cgclockbias Warning! No XFER_BM<6> pin capacitance data for cgclockbias Warning! No XFER_BM<5> pin capacitance data for cgclockbias Warning! No XFER_BM<5> pin capacitance data for cgclockbias Warning! No XFER_BM<5> pin capacitance data for cgclockbias Warning! No XFER_BM<5> pin capacitance data for cgclockbias Warning! No XFER_BM<5> pin capacitance data for cgclockbias Warning! No XFER_BM<5> pin capacitance data for cgclockbias Warning! No XFER_BM<5> pin capacitance data for cgclockbias Warning! No XFER_BM<5> pin capacitance data for cgclockbias Warning! No XFER_BM<5> pin capacitance data for cgclockbias Warning! No XFER_BM<5> pin capacitance data for cgclockbias Warning! No XFER_BM<5> pin capacitance data for cgclockbias Warning! No XFER_BM<5> pin capacitance data for cgclockbias Warning! No XFER_BM<5> pin capacitance data for cgclockbias Warning! No XFER_BM<5> pin capacitance data for cgclockbias Warning! No XFER_BM<5> pin capacitance data for cgclockbias Warning! No XFER_BM<5> pin capacitance data for cgclockbias Warning! No XFER_BM<5> pin capacitance data for cgclockbias Warning! No XFER_BM<5> pin capacitance data for cgclockbias Warning! No XFER_BM<5> pin capacitance data for cgclockbias Warning! No XFER_BM<5> pin capacitance data for cgclockbias Warning! No XFER_BM<5> pin capacitance data for cgclockbias Warning! No X

Ignoring these nets:
phi B2P phi A2P vref 0ph

Optimizing power...

Iteration: 1

Path power optimizer

ERROR! 29 paths exceeded cycle time. Check status file.

DC Load Calculations

Unpowered Instance check: 1 found.

Savings by squeezing out extra time = (6542 - 6542) = 0.00% Change from original input power = (6542 - 6542) = 0.00%

NOTE: 3687 unpowered nets.

Atoms: count atom bjt isrc pld clock

BJT Totals: 1745 10151 22446 11697 17766 8350

Memory usage: 27.750MB

Exit code: 2 (Failed Max Timing)

gmake[1]: Leaving directory

`/N/auspex/root/sl0/chip/euterpe/verilog/bsrc/iq'

[finished at Mon Sep 26 23:15:27 PDT 1994 -- exit status 1]

tbr

Sent:

Tuesday, September 27, 1994 1:40 AM

To:

'ericm'

Subject:

xmeter

Follow Up Flag: Follow up

Flag Status:

Red

OK, this time it had the decency to core dump:

tbr@godzilla ~/euterpe/verilog/bsrc/io 452 % xmeter -geometry +140+0 -rows 1 -w 90 -h 60 tre x staypuft medusa cyclops tomato rhodan gamorra mothra ghidra godzilla nosferatu aphrodite obg 'dark slate grey' -ofg 'lime green' Bus error (core dumped) tbr@godzilla ~/euterpe/verilog/bsrc/io 453 % cname xmeter

tbr

Sent:

Tuesday, September 27, 1994 2:26 AM

To:

'doi'

Subject:

Attic problem

Follow Up Flag: Follow up

Flag Status:

Red

I need to put back euterpe/verilog/bsrc/io/power.tab.local (or at least put in a new version), but there is one in the Attic and no amount of cvs updates or get boms seems to allow me to add or check in the new version. Can you fix it please?

Sent:

Buffalo Chip [chip@rhodan] Tuesday, September 27, 1994 2:59 AM

To:

'geert@rhodan'

Subject:

output of euterpe/verilog/bsrc/cp/.checkoutrc

The output from euterpe/verilog/bsrc/cp/.checkoutrc is 120k, so it is not included in this mail message. Instead, check the file

/n/tmp/chiplog/geert.rhodan.8312.euterpe-verilog-bsrc-cp

(which is accessible from all machines). This file will disappear in about 5 days.

By the way, the exit status returned by .checkoutrc was 0.

Buffalo Chip [chip@rhodan]

Sent:

Tuesday, September 27, 1994 3:26 AM

To:

'geert@rhodan'

Subject:

output of euterpe/verilog/bsrc/cj/.checkoutrc

The output from euterpe/verilog/bsrc/cj/.checkoutrc is 120k, so it is not included in this mail message. Instead, check the file

/n/tmp/chiplog/geert.rhodan.10046.euterpe-verilog-bsrc-cj

(which is accessible from all machines). This file will disappear in about 5 days.

By the way, the exit status returned by .checkoutrc was 0.

From: Derek Iverson [doi@demeter]

Sent: Tuesday, September 27, 1994 10:11 AM

To: 'Tim B. Robinson'

Subject: Attic problem

Tim B. Robinson writes:

>

- > I need to put back euterpe/verilog/bsrc/io/power.tab.local (or at
- > least put in a new version), but there is one in the Attic and no
- > amount of cvs updates or get boms seems to allow me to add or check in
- > the new version. Can you fix it please?

Sure. For the future, the proper magic is:

(assuming we are in the euterpe/verilog/bsrc/io directory)

cvsutil unremove power.tab.local cvs update power.tab.local

I have done the 'unremove' for you. Just do an update to get the file.

doi

tbr

Sent:

Tuesday, September 27, 1994 10:48 AM

To:

'Derek Iverson'

Subject:

Attic problem

Follow Up Flag: Follow up

Flag Status:

Red

Derek Iverson wrote (on Tue Sep 27):

Tim B. Robinson writes:

- > I need to put back euterpe/verilog/bsrc/io/power.tab.local (or at
- > least put in a new version), but there is one in the Attic and no
- > amount of cvs updates or get boms seems to allow me to add or check in
- > the new version. Can you fix it please?

Sure. For the future, the proper magic is:

(assuming we are in the euterpe/verilog/bsrc/io directory)

cvsutil unremove power.tab.local cvs update power.tab.local

I have done the 'unremove' for you. Just do an update to get the file.

Great. I'll remember that one.

Alan Corry [agc@luckboy]

Sent:

Tuesday, September 27, 1994 11:16 AM

To:

'Geert Rosseel'

Subject:

output of euterpe/verilog/bsrc/nb/.checkoutrc (fwd)

I managed to get NB to run this morning, it doesn't iterate yet.

The problem last night was that the PLAs rebuilt differently and there was a cell that didn't place.

Forwarded message:

- > From chip@godzilla Tue Sep 27 09:08:32 1994
- > Date: Tue, 27 Sep 94 09:08:29 PDT
- > From: chip@godzilla (Buffalo Chip)
- > Message-Id: <9409271608.AA09902@godzilla>
- > To: agc@godzilla
- > Subject: output of euterpe/verilog/bsrc/nb/.checkoutrc
- > The output from euterpe/verilog/bsrc/nb/.checkoutrc is 176k, so it is not included
- > in this mail message. Instead, check the file
- > /n/tmp/chiplog/agc.godzilla.5981.euterpe-verilog-bsrc-nb
- > (which is accessible from all machines). This file will disappear in
- > about 5 days.
- > By the way, the exit status returned by .checkoutrc was 1.

```
To:
             'Patricia Mayer'
             'woody'; 'tbr'; 'albers'; 'bfox'; 'jt'
  Cc:
  Subject: Re: part update
On September 27, Pattie Mayer wrote:
>.prt NEWS!
>Dan created a local library for me to deal with (Yea!) and here is the news:
>100_00001-Caliope - added 12.5m ground pad (#313) to top side of board.
>100_00001-Euterpe - added 12.5m ground pad (#313) to top side of board.
Don't forget to either use the 10 mil drill vias inside this 12.5 mil
square for connection to the inner layer ground plane so that they solder
plug closed (and a note on the fab drawing to that effect will be required;
I'll work something up). If ground vias are used outside of the 12.5 mil
square, then size as required.
>180_00004 - Reworking shape (Square)
>270 00006 - New footprint from Brian (Override old...Same Part Number Right?)
This would seem to violate the form/fit/function rule. Opinion or new p/n
from jt?
>370_00004 - Tom, mount holes are 1.36 apart. Data sheet specifies 1.355
Close enough for me and the pcb tolerance/hole float, etc.
>370 00010 - I will review. I think we'er missing mount holes.
>370 00011 - reworking dimensions of part. Do you want the board slotted for
         tab mounts?
Yes, but I will consult with fabricator to make sure its not a killer
first. Go with them for now.
>370 00020 - needs non-plated mount holes
>370_00022 - gmake finds a 4 pin conflict. Reviewing (Woody?)
>370_00024 - Reviewing (Tom and I found something...)
>I will also edit the special symbol file locally and will create a 20 mil via
>set.
>Thats my list so far, let me know if I'm missing anything, - Thanks
```

Sent:

tbe@MicroUnity.com

Tuesday, September 27, 1994 2:06 PM

Will do.

Tom Eich tbe@microunity.com MicroUnity Systems Engineering, Inc. 255 Caspian Dr. Sunnyvale, CA 94089 (408)734-8100, (408)734-8136 fax

```
Tuesday, September 27, 1994 2:42 PM
Sent:
                     'geert@ghidra'
To:
                     output of euterpe/verilog/bsrc/iq/.checkoutrc
Subject:
Tue Sep 27 12:40:31 PDT 1994 (geert Tue, 27 Sep 1994 12:40:07 -0700)
euterpe/verilog/bsrc/iq
   [Release BOM (V30.0) in euterpe/verilog/bsrc/iq (Tue Sep 27 12:40:31 PDT 1994)]
                                                                   BOM 30.0
Dir
         euterpe/verilog/bsrc/iq
22.3
         .checkoutrc
(22,2)
12.1
         1.ut
1.27
         Makefile
24.4
         clean-request
20.3
         genpim.pl
1.17
         iq.V
20.5
         iq control.pim
2.6
         igbr.tst
1.9
         iqfree.tst
         iqfree5.tst
1.8
         iqhold.tst
1.8
1.9
         iqhold5.tst
         igholdq2.Veqn
1.1
1.1
         iqholdq7.Veqn
1.2
         igholdqq.Veqn
2.2
         iqhxnumi4.Veqn
3.1
         iqpredq4.Veqn
3.1
         iqpredq9.Veqn
9.2
         igrst.tst
1.1
         iqtrgtqs.Veqn
         iqvldqt5.Veqn
2.1
20.1
         pimlib.pl
20.2
         power.tab.local
===> running euterpe/verilog/bsrc/iq/.checkoutrc (Tue Sep 27 12:40:37 PDT
1994) <===
gmake: 'clean' is up to date.
# turn off pgroute
  -f gards/nopgroute ] || touch gards/nopgroute # # use padtiles # [ -f gards/usepadtiles
  || touch gards/usepadtiles # # use pifpack # [ -f gards/usepifpack ] || touch
gards/usepifpack # # insert an instance of the clock tree # [ -f gards/addclock ] || touch
gards/addclock # # disable old dcell placement obstruction # [ -f gards/noobs ] | touch
gards/noobs # # now do it . .
gmake GARDS DISPLAY=clio:0.0 gards/iq-iter
gmake[1]: Entering directory
 /N/auspex/root/s10/chip/euterpe/verilog/bsrc/iq'
# Final report
    Done if no timing errors
    Iterate if only correctable timing errors
    Give up if uncorrectable timing errors
cp gards/ordered.all.nets gards/iq.ordered.all.nets CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/bin/topt -p
/n/auspex/s10/chip/euterpe/proteus/misc/power.tab -p gards/iq.power.tab.local \
      -h /n/auspex/s10/chip/euterpe/proteus/leafgen/dcload/dcload.lib -h
/n/auspex/sl0/chip/euterpe/proteus/exlax/dcload/dcload.lib -h
/n/auspex/s10/chip/euterpe/proteus/custom/dcload/dcload.lib \
      -g /n/auspex/s10/chip/euterpe/proteus/leafgen/toptList -g
/n/auspex/s10/chip/euterpe/proteus/exlax/toptList -g
```

Buffalo Chip [chip@ghidra]

From:

```
/n/auspex/s10/chip/euterpe/proteus/custom/toptList \
      -A /n/auspex/s10/chip/euterpe/proteus/leafgen/caps/cap.lib -A
/n/auspex/s10/chip/euterpe/proteus/exlax/caps/cap.lib -A
/n/auspex/s10/chip/euterpe/proteus/custom/caps/cap.lib \
      -H /n/auspex/s10/chip/euterpe/proteus/leafgen/time/tim.lib -H
/n/auspex/s10/chip/euterpe/proteus/custom/time/tim.lib -H
/n/auspex/s10/chip/euterpe/proteus/exlax/time/tim.lib \
      -1 926 \
      -e gards/iq.edif \
      -K ig-base.strength \
      -L iq-base.netcap \
      -s gards/iq-final.stat \
      -0 gards/iq-final.topt.log \
      -z 2 -M mobimos -R -t 50 -b 10 -a 24 -S; \ case $? in \
      0) echo -n '**** converged in 0 iteration'; \
         if (expr 0 = 1 > /dev/null) then \
   echo ' ****'; \
         else \
            echo 's ****'; \
         fi; \
         touch gards/iq-iter;; \
      1) if (expr 0 \> 8 > /dev/null) then \
            exit 1; \
           else \
            cp iq-base.pim gards/iq-iter.pim; \
            gmake GARDS DISPLAY=clio:0.0 CYCLETIME=895 gards/iq-iter.garout.lis || exit 1;
            cp gards/iq-iter.netcap iq-base.netcap; \
            cp gards/iq-iter.strength iq-base.strength; \
            gmake GARDS DISPLAY=clio:0.0 ITERATION= expr 0 + 1 gards/iq-iter; \
         fi ;; \
      *) exit 1;; \
esac
Running topt (Power OPTimizer) compiled on Tue Sep 27 00:52:10 GMT 1994
Processing a: Mobimos, Flop/Latch design
    Consuming edif file gards/iq.edif
      Found edif structure: gards 47 iq 46 edif
    Flattening edif;
      IQ already flat.
                              found 3951 nets in gards_47_iq_46_edif
      found 1745 instances;
    Consuming power table information file
/n/auspex/s10/chip/euterpe/proteus/misc/power.tab
    Consuming power table information file gards/iq.power.tab.local
      Reading Stats file
/n/auspex/s10/chip/euterpe/proteus/leafgen/stats.ecl
      Reading Stats file
/n/auspex/s10/chip/euterpe/proteus/leafgen/stats.cmos
      Reading Stats file /n/auspex/s10/chip/euterpe/proteus/exlax/stats.ea
      Reading Stats file
/n/auspex/s10/chip/euterpe/proteus/custom/stats.ecl
      Reading Legal Cell List file
/n/auspex/s10/chip/euterpe/proteus/leafgen/toptList
      Reading Legal Cell List file
/n/auspex/s10/chip/euterpe/proteus/exlax/toptList
      Reading Legal Cell List file
/n/auspex/s10/chip/euterpe/proteus/custom/toptList
      Performing Edif Transformations...
Reading DC Loads file
/n/auspex/s10/chip/euterpe/proteus/leafgen/dcload/dcload.lib
      Reading DC Loads file
/n/auspex/s10/chip/euterpe/proteus/exlax/dcload/dcload.lib
     Reading DC Loads file
/n/auspex/s10/chip/euterpe/proteus/custom/dcload/dcload.lib
      Reading LPE extracted data from iq-base.netcap.
```

Reading pin cap values from

/n/auspex/s10/chip/euterpe/proteus/leafgen/caps/cap.lib Reading pin cap values from /n/auspex/s10/chip/euterpe/proteus/exlax/caps/cap.lib Reading pin cap values from /n/auspex/s10/chip/euterpe/proteus/custom/caps/cap.lib Status information in gards/iq-final.stat Warning! Cell cgclockbias not on legal cell Any gate in it's path is not AC power optimized No swing calculations will be performed Pruning flattened network of unused instances... 0 pruned in 1 pass. Checking/Setting swing values... Reading Cap/Delay table file /n/auspex/s10/chip/euterpe/proteus/leafgen/time/tim.lib Reading Cap/Delay table file /n/auspex/s10/chip/euterpe/proteus/custom/time/tim.lib Warning! Cell cache at line 4 is not in legal cell list Warning! Cell cahalf at line 10 is not in legal cell list Warning! Cell cr at line 13 is not in legal cell list Warning! Cell ctag at line 20 is not in legal cell list Warning! Cell gtlb at line 23 is not in legal cell list Warning! Cell sccgbfr0 at line 52 is not in legal cell list Warning! Cell sccgdr at line 94 is not in legal cell list Reading Cap/Delay table file /n/auspex/sl0/chip/euterpe/proteus/exlax/time/tim.lib Connecting floating differential inputs to net vref_0ph... Connected 0 inputs to net vref_Oph... Reading the drive strength file iq-base.strength and setting power levels NOTE! Cell cgclockbias has strength of 0 DC Load checks only for cell(s): eawwlvref56s7x4a eawwlvref20s10x1a eawwlvref16s2x4a xbc01df32s xbc01df24s xbc01df16s xbc01df12s xbc01df8s xbc01df6s xbc01df4s xbc01df2s xbc01 xbcmos2ecldf16s xbcmos2ecldf12s xbcmos2ecldf8s xbcmos2ecldf4s xbcmos2ecldf2s xbcmos2ecl Warning! No CKFI_AD1PH pin capacitance data for cgclockbias Warning! No CKFI BD1PH pin capacitance data for cgclockbias Warning! No CKRI AD1PH pin capacitance data for cgclockbias Warning! No CKRI BD1PH pin capacitance data for cgclockbias Warning! No CLR ABM<8> pin capacitance data for cgclockbias Warning! No CLR_ABM<7> pin capacitance data for cgclockbias Warning! No CLR_ABM<6> pin capacitance data for cgclockbias Warning! No CLR_ABM<5> pin capacitance data for cgclockbias Warning! No CLR_ABM<4> pin capacitance data for cgclockbias Warning! No CLR_ABM<3> pin capacitance data for cgclockbias Warning! No CLR ABM<2> pin capacitance data for cgclockbias Warning! No CLR_ABM<1> pin capacitance data for cgclockbias Warning! No CLR_ABM<0> pin capacitance data for cgclockbias Warning! No PHI ANM<8> pin capacitance data for cgclockbias Warning! No PHI_ANM<7> pin capacitance data for cgclockbias Warning! No PHI_ANM<6> pin capacitance data for cgclockbias Warning! No PHI_ANM<5> pin capacitance data for cgclockbias Warning! No PHI_ANM<4> pin capacitance data for cgclockbias Warning! No PHI_ANM<3> pin capacitance data for cgclockbias Warning! No PHI ANM<2> pin capacitance data for cgclockbias Warning! No PHI ANM<1> pin capacitance data for cgclockbias Warning! No PHI ANM<0> pin capacitance data for cgclockbias Warning! No PHI BNM<8> pin capacitance data for cgclockbias Warning! No PHI_BNM<7> pin capacitance data for cgclockbias Warning! No PHI_BNM<6> pin capacitance data for cgclockbias Warning! No PHI_BNM<5> pin capacitance data for cgclockbias Warning! No PHI_BNM<4> pin capacitance data for cgclockbias Warning! No PHI_BNM<3> pin capacitance data for cgclockbias Warning! No PHI_BNM<2> pin capacitance data for cgclockbias Warning! No PHI BNM<1> pin capacitance data for cgclockbias Warning! No PHI BNM<0> pin capacitance data for cgclockbias Warning! No RD_BM<8> pin capacitance data for cgclockbias Warning! No RD BM<7> pin capacitance data for cgclockbias Warning! No RD_BM<6> pin capacitance data for cgclockbias Warning! No RD_BM<5> pin capacitance data for cgclockbias Warning! No RD_BM<4> pin capacitance data for cgclockbias Warning! No RD_BM<3> pin capacitance data for cgclockbias Warning! No RD_BM<2> pin capacitance data for cgclockbias Warning! No RD BM<1> pin capacitance data for cgclockbias Warning! No RD_BM<0> pin capacitance data for cgclockbias Warning! No SI_AM<8> pin capacitance data for cgclockbias Warning! No SI_AM<7> pin capacitance data for cgclockbias Warning! No SI_AM<6> pin capacitance data for cgclockbias Warning! No SI_AM<5> pin capacitance data for cgclockbias Warning! No SI_AM<4> pin capacitance data for cgclockbias Warning! No SI_AM<3> pin capacitance data for cgclockbias Warning! No SI_AM<3> pin capacitance data for cgclockbias Warning! No SI_AM<1> pin capacitance data for cgclockbias Warning! No SI_AM<0> pin capacitance data for cgclockbias Warning! No VFFMAX pin capacitance data for cgclockbias Warning! No VFFMIN pin capacitance data for cgclockbias Warning! No VFFNOM pin capacitance data for

cgclockbias Warning! No VFFREFMAX pin capacitance data for cgclockbias Warning! No VFFREFMIN pin capacitance data for cyclockbias Warning! No VFFREFNOM pin capacitance data for cgclockbias Warning! No VFFREFVAR pin capacitance data for cgclockbias Warning! No VFFVAR pin capacitance data for cgclockbias Warning! No VRRG<2> pin capacitance data for cgclockbias Warning! No VRRG<1> pin capacitance data for cgclockbias Warning! No VRRG<0> pin capacitance data for cgclockbias Warning! No XFER_BM<8> pin capacitance data for cgclockbias Warning! No XFER_BM<7> pin capacitance data for cgclockbias Warning! No XFER BM<6> pin capacitance data for cgclockbias Warning! No XFER_BM<5> pin capacitance data for cgclockblas Warning! No XFER_BM<4> pin capacitance data for cgclockblas Warning! No XFER_BM<3> pin capacitance data for cgclockbias Warning! No XFER_BM<2> pin capacitance data for cgclockbias Warning! No XFER BM<1> pin capacitance data for cgclockbias Warning! No XFER BM<0> pin capacitance data for cgclockbias

Ignoring these nets: phi_B2P phi_A2P vref_0ph

Optimizing power...

Iteration: 1

Path power optimizer

ERROR! 29 paths exceeded cycle time. Check status file.

DC Load Calculations

Unpowered Instance check: 1 found.

Savings by squeezing out extra time = (6542 - 6542) = 0.00% Change from original input power = (6542 - 6542) = 0.00%

NOTE: 3687 unpowered nets.

count atom bjt isrc pld clock 1745 10151 22446 11697 17766 8350 Atoms:

BJT Totals:

Memory usage: 27.750MB

Exit code: 2 (Failed Max Timing)

gmake[1]: *** [gards/iq-iter] Error 1

gmake[1]: Leaving directory

/N/auspex/root/s10/chip/euterpe/verilog/bsrc/iq'

gmake: *** [iqgards] Error 1

[finished at Tue Sep 27 12:42:12 PDT 1994 -- exit status 1]

Buffalo Chip [chip@rhodan]

Sent:

Tuesday, September 27, 1994 4:02 PM

To:

'geert@rhodan'

Subject:

output of euterpe/verilog/bsrc/iq/.checkoutrc

The output from euterpe/verilog/bsrc/iq/.checkoutrc is 200k, so it is not included in this mail message. Instead, check the file

/n/tmp/chiplog/geert.rhodan.28063.euterpe-verilog-bsrc-iq

(which is accessible from all machines). This file will disappear in about 5 days.

By the way, the exit status returned by .checkoutrc was 1.

From: Eric Murray [ericm@MicroUnity.com]

Sent: Tuesday, September 27, 1994 4:14 PM

To: 'vant'

Cc: 'sysadmin@MicroUnity.com'; 'vanthof@MicroUnity.com'; 'hopper@MicroUnity.com';

'tbr@MicroUnity.com'; 'rozen@MicroUnity.com'

Subject: Re: network funnies from medusa to ghidra?

```
vant wrote:
>
>
> I just had a large verification job die with this error message:
> /u/chip/tools/bin/sun4/vlsimm: fatal error detected by vlsi (code 0):
>
       can't find cell 'chunk1159 EUTERPE' (boo file '</>::/u/vanthof/compass/
> mobi/euterpe/vlsi.boo')
>
> Error detected by gridcheck (vlsimm).
>
> This process was running on medusa looking for a file on ghidra.
>
> The file does exist:
>
> Vant@hestia-> ls -l /n/ghidra/s5/vo/euterpe/compass/save1/chunk1159 euterpe.ly
                        1301 Sep 24 19:06 /n/ghidra/s5/vo/euterpe/compass/save1/chunk1159 euterpe.ly
> -rw-rw-r-- 1 vo
>
> This particular process reads this file multiple times and it was after
> about the 4th time of finding the file, that this error message occurred.
> I also noticed that the process load on ghidra went up to about 20 near
> that same moment in time. Would a large process load cause this sort of
> 'network timeout' to occur? And if so, how can we fix this.
```

it looks like that's exactly what happened.

there's some NFS parameters i can hack via amd, it would probably require a reboot to get them to take effect.

i've put in for some equipment so i can set up a high-speed network for the sparc10s, since y'all are cross-mounting them much more than i anticipated. each sparc10 will have a full 10meg ethernet connection to a dedicated router, and the router will be plugged into the fddi backbone and also have a dedicated fddi to the auspex.

ericm@microunity.com

From: Derek Iverson [doi@demeter]

Sent: Tuesday, September 27, 1994 4:29 PM

To: 'Tim B. Robinson'

Subject: getbom hung

Tim B. Robinson writes:

> Please look on my screen. I did a getbom and i has just hung. . .

I noticed that there was a CVS lock file in

euterpe/verilog/bsrc/ld (or whatever path it was)

with a time stamp of Sept 27 at 1:37 pm.

I punted it and the getbom continued.

doi

From: vant [vanthof@hestia]

Sent: Tuesday, September 27, 1994 5:01 PM

To: 'sysadmin@hestia'

Cc: 'Dave Van't Hof'; 'Mark Hofmann'; 'Tim B. Robinson'; 'Don Rozenberg'

Subject: network funnies from medusa to ghidra?

I just had a large verification job die with this error message:

/u/chip/tools/bin/sun4/vlsimm: fatal error detected by vlsi (code 0):
 can't find cell `chunk1159_EUTERPE' (boo file `<./>::/u/vanthof/compass/mobi/euterpe/vlsi.boo')

Error detected by gridcheck (vlsimm).

This process was running on medusa looking for a file on ghidra.

The file does exist:

Vant@hestia-> ls -l /n/ghidra/s5/vo/euterpe/compass/save1/chunk1159_euterpe.ly

-rw-rw-r-- 1 vo 1301 Sep 24 19:06 /n/ghidra/s5/vo/euterpe/compass/save1/chunk1159_euterpe.ly

This particular process reads this file multiple times and it was after about the 4th time of finding the file, that this error message occurred.

I also noticed that the process load on ghidra went up to about 20 near that same moment in time. Would a large process load cause this sort of 'network timeout' to occur? And if so, how can we fix this.

Unfortunately, this process is not restartable and must be rerun from the beginning (multiple hours lost).

Thanks, Dave

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering, Inc. "What rolls down stairs, alone or in pairs, rolls over the neighbor's dog? What's great for a snack and fits on your back? It's log, log, log!"

LOG from BLAMMO! (tm) All kids love Log! #incluce <std_disclaim.h>

Buffalo Chip [chip@ghidra]

Sent:

Tuesday, September 27, 1994 5:34 PM

To:

'geert@ghidra'

Subject:

output of euterpe/verilog/bsrc/cj/.checkoutrc

The output from euterpe/verilog/bsrc/cj/.checkoutrc is 144k, so it is not included in this mail message. Instead, check the file

/n/tmp/chiplog/geert.ghidra.17035.euterpe-verilog-bsrc-cj

(which is accessible from all machines). This file will disappear in about 5 days.

By the way, the exit status returned by .checkoutrc was 0.

Buffalo Chip [chip@rhodan]

Sent:

Tuesday, September 27, 1994 5:49 PM

To:

'geert@rhodan'

Subject:

output of euterpe/verilog/bsrc/cp/.checkoutrc

The output from euterpe/verilog/bsrc/cp/.checkoutrc is 152k, so it is not included in this mail message. Instead, check the file

/n/tmp/chiplog/geert.rhodan.4976.euterpe-verilog-bsrc-cp

(which is accessible from all machines). This file will disappear in about 5 days.

By the way, the exit status returned by .checkoutrc was 0.

tbr

Sent:

Tuesday, September 27, 1994 8:16 PM

To:

'Eric Murray'

Cc:

'hopper@MicroUnity.com'; 'rozen@MicroUnity.com'; 'sysadmin@MicroUnity.com';

'vanthof@MicroUnity.com'; 'vant'

Subject:

vant wrote:

Re: network funnies from medusa to ghidra?

Follow Up Flag: Follow up

Flag Status:

Red

Eric Murray wrote (on Tue Sep 27):

```
> I just had a large verification job die with this error message:
> /u/chip/tools/bin/sun4/vlsimm: fatal error detected by vlsi (code 0):
> can't find cell 'chunk1159_EUTERPE' (boo file '</>::/u/vanthof/compass/
> mobi/euterpe/vlsi.boo')
> Error detected by gridcheck (vlsimm).
> This process was running on medusa looking for a file on ghidra.
> The file does exist:
> Vant@hestia-> ls -l /n/ghidra/s5/vo/euterpe/compass/save1/chunk1159_euterpe.ly
> -rw-rw-r-- 1 vo 1301 Sep 24 19:06 /n/ghidra/s5/vo/euterpe/compass/save1/chunk1159_euterpe.ly
> This particular process reads this file multiple times and it was after
> about the 4th time of finding the file, that this error message occurred.
> I also noticed that the process load on ghidra went up to about 20 near
> that same moment in time. Would a large process load cause this sort of
> 'network timeout' to occur? And if so, how can we fix this.
```

it looks like that's exactly what happened.

there's some NFS parameters i can hack via amd, it would probably require a reboot to get them to take effect.

i've put in for some equipment so i can set up a high-speed network for the sparc10s, since y'all are cross-mounting them much more than i anticipated. each sparc10 will have a full 10meg ethernet connection to a dedicated router, and the router will be plugged into the fddi backbone and also have a dedicated fddi to the auspex.

Is there any way to set up the retries to an unliminted number, equivalent to the old 'hard mount' of before the automounter?

Fred Obermeier [fwo@pelagon]

Sent:

Tuesday, September 27, 1994 8:17 PM

To: Cc: 'fwo@pelagon'; 'stick@pelagon'; 'vanthof@pelagon'

'geert@pelagon'; 'tvo@pelagon'

Subject:

Orchis LVS

Dave,

A vdde/vsse short was found and was caused by a mislabeled pad type in the padlist.lst. The die used a padvssvdda to bring out vsse on metal 5.

padlist.lst had this declared as a padvdda and connected to vdde sense, a vdde signal. Therefore SM3 connected to vdde while the M5 connected to M5. This causes a vdde/vsse short.

Padlist.lst has been changed so that pad 278 is labelled as a vsse pad on the die (testram.ly) and uses a pad of type padvssvdda. Externally, this pad is still labelled vdde since it is still a vdde sense line.

I've cvs checked in this change and the releasebom has rebuilt most layout files under /u/chip/orchis/compass/baseplate/.

You should probably kill the current running LVS since it will have this short, and pick up the new version of /u/chip/orchis/compass/baseplate/ spacetrans_padring.ly and stoutvdda_padring.ly into the snapshot.

Despite this confused description, Bruce and I think we understand what when wrong.

We won't see this error for euterpe or calliope, since these parts make use of the automatically generated baseplate pad list.

Thanks, Fred.

From: Mark Hofmann [hopper@tomato]

Sent: Wednesday, September 28, 1994 4:20 AM

To: 'sysadm@tomato'; 'Don Rozenberg'
Cc: 'vant@tomato'; 'Tim B. Robinson'

Subject: Large partitions need on Dracula machines

Hi,

In order to tapeout our next round of chips we need to have as large a single disk partition as possible. I believe this is about 2GB. Here are the way things stand currently on the 4 Dracula machines:

mothra/ df Filesystem /dev/sd0a /dev/sd0g /dev/sd2g /dev/sd3g /dev/sd1g	kbytes used avail capacity Mounted on 49285 6806 37551 15% / 342305 246276 61799 80% /usr 1962485 883999 882238 50% /s2 1962485 1726541 39696 98% /s3 819286 3477 733881 0% /s4
tomato/ df Filesystem /dev/sd0a /dev/sd0g /dev/sd2g /dev/sd3g	kbytes used avail capacity Mounted on 48591 7368 36364 17% / 348479 101720 211912 32% /usr 1629014 684986 927738 42% /s1 1629014 1080063 532661 67% /s2
/dev/sd0a /dev/sd0g /dev/sd2g	kbytes used avail capacity Mounted on 48591 8235 35497 19% / 348479 92698 220934 30% /usr 1629014 1025057 441056 70% /s1 1629014 514429 951684 35% /s2
/dev/sd3g medusa/ df Filesystem /dev/sd0a /dev/sd1g /dev/sd2g /dev/sd3g	kbytes used avail capacity Mounted on 31967 7146 21625 25% / 870214 651734 131459 83% /usr 523575 144409 373931 28% /s1 1666773 541678 1108428 33% /s2 1666773 17 1650089 0% /s3

Note that mothra has bigger partitions than the other 3 machines. Could we make all machines uniform in disk size (unless different disks prohibit this)? Also, let's reduce the number of blocks reserved for i-nodes. Verification jobs produce a small number of huge files, we need the disk space for the data.

-thanks, hopper

tbr

Sent:

Wednesday, September 28, 1994 11:06 AM

To:

'vant'

Cc:

'Brian Lee'; 'dickson'; 'mws'; 'billz'; 'agc'; 'woody'; 'Geert Rosseel'; 'Mark Hofmann'; 'Lisa

Robinson'; 'Dave Van't Hof'; 'Tom Vo'

Subject:

medusa being thrashed by chip

Follow Up Flag: Follow up

Flag Status:

Red

vant wrote (on Wed Sep 28):

There's about 7 or 8 espresso jobs running on medusa which is completely thrashing the drc job running there and the system load is about 11. I've niced down a few of the jobs, but they seem to be regenerative.

Does anyone know why this is happening?

My guess is that someone has done a releasebom of euterpe/verilog/bsrc on that machine. Because hopper had released new version of the pla tools all the pla's will regenerate. The bulk of it takes only about a half hour (it intentionally uses the parallel option on make and I would expect the load to hit 12 for a short time), but there is a tail end of two prallel jobs that runs on for a couple of hours (but I would not have expected those cases to have been triggered).

Something is odd though, because lisar got a page about 6.30 am this morning to say that release was underway, yet the checkin happened at around 6pm last night.

As far as I can see what happened was that there were several builds going on in the sub sections, one of which did not complete till after 6 this morning. Becuse of the interlocks, that caused the bsrc relase to be held off.

I see you have the remaining jobs niced, and there is essentially nothing else to be done after they complete, do if they are not a problem niced (and memory use is tiny), we should leave them.

If not, they could be killed and we could force a re-release on another machine. Clearly it is a mistake for a release in bsrc to happen on one of the verification machines.

From: Mark Hofmann [hopper@tomato]

Sent: Wednesday, September 28, 1994 11:26 AM

To: 'Tim B. Robinson'

Cc: 'Alan Corry'

Subject: no PIFPACKing

Hi Tim,

Alan has a situarion where for 3 sections of Euterpe he does not want to pifpack cells. He can get this effect by removing the "usepifpack" file, but ideally we would want to control this through use of a define in the Makefile. Did we have this set up at one time? One way to not pifpack something would be to say:

gmake PIFPACK_SQUEEZE=-1 PIFPACK_DISTANCE=-1 FOOgards

but perhaps we could make this a little more obvious with

USEPIFPACK=0

or some such.

-hopper

Jay Tomlinson [woody@ares]

Sent:

Wednesday, September 28, 1994 11:55 AM

To:

'euterpe@ares'

Subject:

Final Decision: Data Cache Tag bits 63:48 ignored by hardware.

This decision is final:

woody wrote (on Thu Sep 22):

Decision to become final at midnight on Monday 9/26/94.

The data cache tag currently consists of:

63:6 physical address of the data.

5:1 protection information

0 dirty bit.

the physical address is compared to the physical address generated by the instruction. If they match then the cache data can be used. If they do not match, then the physical address (generated by the instruction) will be used to fetch the data to be written into the cache.

Also, if physical address bits 63:48 are not all zero, then an Illegal Address exception will be reported and the cache data will not be fetched and written into the data cache. This means that the hardware will never write the tag with any of bits 63:48 non-zero as part of a cache fill. The only way that any of these bits can be written non-zero, is by SW (store directly to the data cache tag). If SW does this, then when the cache line is accessed either a cache miss will occur or an exception will be reported due to the physical address having non-zero a value in bits 63:48.

This means that bits 63:48 are essentially useless since they can never be non-zero and meaningful.

Therefore I propose that the cache tag be logically viewed as only consisting of bits 47:6 of the physical address. These bits would not be matched to the physical address and would written/read as zero.

Jay

vant [vanthof@hestia]

Sent:

Wednesday, September 28, 1994 4:24 PM

To:

'Orlando Hernando'; 'Mike Wageman'

Cc:

'Dave Van't Hof; 'Mark Hofmann'; 'Geert Rosseel'; 'Tom Vo'

Subject:

euterpe upper drc's finished

Hi.

The euterpe upper drc's finished and it's not that bad. I have not looked at it personally, but I think it's only edge errors and offgrid pads.

It's:

/u/vanthof/compass/mobi/euterpe/euterpe_upper.err

I was wondering if either of you could look at this sometime soon?

Thanks,

Dave

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering, Inc.

"What rolls down stairs, alone or in pairs, rolls over the neighbor's dog?

What's great for a snack and fits on your back? It's log, log, log!" LOG from BLAMMO! (tm) All kids love Log! #incluce <std_disclaim.h>

Tom Vo [vo@merope]

Sent:

Wednesday, September 28, 1994 5:24 PM

To:

'vant'

Cc:

'vanthof@hestia'; 'Mark Hofmann'; 'Geert Rosseel'; 'Tim B. Robinson'; 'Lisa Robinson'; 'John

Campbell'; 'Fred Obermeier'; 'Haim Horovitz'

Subject:

Re: euterpe upper drc's finished

I looked at the upper drc results . I think they're all false errors .

M5 offgrid error : old errors due to an overly aggressive M5 grid check If we passed this test , then we probably won't have a problem with s.t. construction . If we failed , then we may or may not have a problem with the s.t . I believe that if we build a s.t. today , we won't have a problem (excluding the PLLs --this layout is not completed)

A bunch of errors in the seal ring / layer id / copy right area : Things having to do with maximum width restriction , M5 w.o. V45 .

A bunch more errors from not having a s.t. .

I did not cycle through the errors one by one . I only looked at them from a distance .

tvo

From: vant [vanthof@hestia]

Sent: Wednesday, September 28, 1994 5:55 PM

To: 'Tom Vo'

'hopper@merope'; 'geert@merope'; 'tbr@merope'; 'lisar@merope'; 'solo@merope'; 'fwo@merope'; Cc:

'haim@merope'

Subject: Re: euterpe upper drc's finished

Tom Vo writes:

>

>I looked at the upper drc results. I think they're all false errors.

>M5 offgrid error: old errors due to an overly aggressive M5 grid check >If we passed this test, then we probably won't have a problem with s.t. >construction . If we failed , then we may or may not have a problem with >the s.t. I believe that if we build a s.t. today, we won't have a problem >(excluding the PLLs -- this layout is not completed)

Hmm. The majority of errors are from this check. Hopefully this can

>

>A bunch of errors in the seal ring / layer id / copy right area:

>Things having to do with maximum width restriction, M5 w.o. V45.

These are quite normal, although, I'm not familiar with any max width checks. These might need more investigating.

>A bunch more errors from not having a s.t. .

be resolved. Haim should be back soon.

>I did not cycle through the errors one by one . I only looked at them from >a distance.

Thanks, Dave

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering, Inc. "What rolls down stairs, alone or in pairs, rolls over the neighbor's dog? What's great for a snack and fits on your back? It's log, log, log!" LOG from BLAMMO! (tm) All kids love Log! #incluce <std disclaim.h>

Guillermo A. Loyola [gmo@MicroUnity.com] Wednesday, September 28, 1994 5:59 PM

Sent:

'lisa@MicroUnity.com'

Subject:

Fwd fyi

From guarino@thessalus Wed Sep 28 15:56:25 1994

Received: from thessalus.microunity.com by bilbo.microunity.com via SMTP

(931110.SGI.ANONFTP/920502.SGI)

for gmo id AA27454; Wed, 28 Sep 94 15:56:25 -0700

Received: from [127.0.0.1] by thessalus.microunity.com

(8.6.4/muse-sw.2)

id PAA04247; Wed, 28 Sep 1994 15:56:04 -0700

Message-Id: <199409282256.PAA04247@thessalus.microunity.com>

To: wayne@thessalus, doi@thessalus, jeffm@thessalus, iimura@thessalus,

gmo@thessalus, sandeep@thessalus

Cc: guarino@thessalus

Subject: today's bring-up meeting

Date: Wed, 28 Sep 94 15:56:02 -0700

From: Loretta Guarino <guarino@thessalus>

Today's meeting focused primarily on the hardware support for bring-up. We'll meet again next Wednesday, Oct. 5, at 10:30.

Action items:

Wayne:

- 1. confirm with Tim that there is some way to turn off the Euterpe clock, so the CBI can be the master
- talk with Tim about whether the start vector address can be set to boot fro mCerberus, instead of hardwired to boot from ROM
- change board design for development to have a socket for the Flash ROM

Sandeep and Derek:

 implement parallel port device drivers for sun and sgi

Jeff:

- investigate what hardware support is needed to be able to run tests from different locations (e.g. buffer, ROM, RAM, Cerberus)
- 2. write up plan for external aspects of test control

Wayne and Sandeep:

 develop a strategy so that the workstation can respond to read requests before the request times out

Jeff, Wayne, Gmo:

 develop plans for a quick and dirty characterization test

Gmo:

- 1. write up a plan for virtual devices and their interaction with gdb
- confirm with Tim which Cerberus bit will cause a Euterpe event

From: vant [vanthof@hestia]

Sent: Wednesday, September 28, 1994 8:21 PM

To: 'Geert Rosseel'

Cc: 'Dave Van't Hof; 'Tim B. Robinson'; 'Mark Hofmann'

Subject: Re: more topt questions:

Geert Rosseel writes:

I believe all of the errors you reported are caused by reading in a corrupted strength file.

For instance, when I look at the geert_euterpe-iter.topt.log, there are many ERRORS that topt is spitting out:

ERROR! Instance gt/UgtSnake/UmuxCtl/Uahold 2/u0 (basename: xbor7)

is being set to basename xbor5 from strength file at line 17588.

This is a very very bad thing to do!

This would cause the errors for missing pincaps, sdl errors, extra input pins, etc. This is a very very bad thing to have happen. Please check how the strength file is being generated.

The above error is caused when the gate type for a specific instance was changed. Ie, the strength file says that the gate is an OR5, but the edif netlist now says it's an OR7. Topt can not deal with this cleanly.

Topt sets the return code to 3 (bad input) because it is a bad input file, however, the -0 flag overrides this and will set the return code to 0. Maybe this should be changed?

Anyway, the data being fed to topt woulc cause all kinds of bad things to happen...

Hope this helps.

Dave

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering, Inc. "What rolls down stairs, alone or in pairs, rolls over the neighbor's dog? What's great for a snack and fits on your back? It's log, log, log!"

LOG from BLAMMO! (tm) All kids love Log! #incluce <std disclaim.h>

From: Wayne Freitas [wayne@echidna]

Sent: Wednesday, September 28, 1994 8:39 PM

To: 'tbr@echidna'

Subject: Cerberus questions

Tim, I attending our on again, off again bring-up meeting with a couple of the software people and came away with pretty much the same action items that I got over 4 months ago.

Are you still planning on having Euterpe support a master/slave mode for the Cerberus Bus Interface tool.

Can we force Euterpe to fetch from the Cerberus Bus address upon reset by forcing a special register to be set.

Wayne

From: Haim Horovitz [haim@boreas] Sent: Wednesday, September 28, 1994 10:44 PM To: 'vant' 'vo@merope'; 'hopper@merope'; 'geert@merope'; 'tbr@merope'; 'lisar@merope'; 'solo@merope'; Cc: 'fwo@merope'; 'haim@merope' Subject: Re: euterpe upper drc's finished I'll look at it tommorow morning. Haim > the words of vant: ==>Tom Vo writes: ==>> ==>> ==>>I looked at the upper drc results. I think they're all false errors. ==>> ==>>M5 offgrid error: old errors due to an overly aggressive M5 grid check ==>>If we passed this test, then we probably won't have a problem with s.t. ==>>construction. If we failed, then we may or may not have a problem with ==>>the s.t. I believe that if we build a s.t. today, we won't have a problem ==>>(excluding the PLLs -- this layout is not completed) ==> ==>Hmm. The majority of errors are from this check. Hopefully this can ==>be resolved. Haim should be back soon. ---> ==>> ==>>A bunch of errors in the seal ring / layer id / copy right area: ==>>Things having to do with maximum width restriction, M5 w.o. V45. ==>These are quite normal, although, I'm not familiar with any max width ==>checks. These might need more investigating. ==> ==>> ==>>A bunch more errors from not having a s.t. . ==>> ==>>I did not cycle through the errors one by one. I only looked at them from ==>>a distance. ==> ==>Thanks, ==>Dave ==> ==>-==>Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering, Inc. ==>"What rolls down stairs, alone or in pairs, rolls over the neighbor's dog? ==>What's great for a snack and fits on your back? It's log, log, log!" ==>LOG from BLAMMO! (tm) All kids love Log! #incluce <std disclaim.h> ==>

Haim Horovitz haim@microunity.com MicroUnity Systems Engineering, Inc. 255 Caspian Way, Sunnyvale, CA 94089 Tel: (408) 734-8100 X332

Lisa Robinson [lisar@nosferatu]

Sent:

Wednesday, September 28, 1994 11:46 PM

To:

'staffers@nosferatu'; 'jt@nosferatu'; 'hopper@nosferatu'

Subject:

Schedule meeting action items.

Action items from today's schedule meeting.

tbr Needs to get with Craig this afternoon to finailize the event daemon architecture.

steve To provide mouss with the details of the PCB contract/placement agreement with a view to working with them re. hopper's position opening.

hopper Into final Euterpe verification so will require round the clock sysadm support.

mouss To pass graham a resume re. wireless position opening.

graham Channel 3/4 modulation is at leat 10% o the available machine cycles. Is this the right way to go? Graham to call meeting.

graham/curtis ISDN product realization should be planned for.

Curtis may need more headcount. Should plan for shipment of 30,000 ISDN mediacomputers during the first 6 months of next year.

lisar Needs a technician to support wayne. lisar will go ahead with pursuing filling this position.

lisar Requires design groups to adhere to the board/box bringup plan jointly developed with the design groups. Plan calls for test result documentation and problem tracking where appropriate. lisar should be more avidly selling the approach. graham requested a meeting to go over the test plan details.

mudge lisar thinks johnny needs something (test vectors?) from her
group for calliope test. Johnny and lisar should to get together.

Al I got the impression that the test wafer discussion was a non-issue

but just to clarify. The castor/pollux and orchis masks will be processed in parallel in the fab. Castor/pollux will be used to debug the process and orchis will be used as a yield monitor once we have yielding castor/pollux transistors. Al to clarify.

lisar JT would like to have a streamlined process for producing/approving the documentation associated with fabrication of box parts. Lisar to look into automating this.

steve Should buy for the build of 50 units on 10/31.

curtis Needs to look at improving NTSC performance.

Van Dyke Needs the Mayan license agreement

Van Dyke Needs a stable NT machine. Someone (?) should get a configuration from Seattle.

Lisa R.

```
'Richard Dickson'
To:
                     'cadettes@hestia'; 'Dave Van't Hof'; 'Geert Rosseel'
Cc:
Subject:
                     Re: gmake gards
Richard Dickson writes:
>you'all,
      both of my gards just failed. i get this in my log file.
>CHIPROOT=/n/rama/s5/dickson/euterpe
/n/rama/s5/dickson/euterpe/tools/bin/pdlcat
/n/rama/s5/dickson/euterpe/clockbias:/n/rama/s5/dickson/euterpe/gards/subb
loc
>ks:/n/rama/s5/dickson/euterpe/gards/dcell:/n/rama/s5/dickson/euterpe/pr
>ot
eus/gar
>ds/leaf:/n/rama/s5/dickson/euterpe/proteus/gards/sofa:/n/rama/s5/dickso
>n/
euterpe
>/proteus/gards/dcell `grep -v '^#' < gards/es-passl.strength | awk
'{print $4;}'
         sort | uniq | awk '{printf ("%s.pdl ", $1)}'` >
gards/es-pass1.macros.te
>/n/rama/s5/dickson/euterpe/tools/bin/pdlcat: xbmux2dh32s.pdl not found
>in
/n/ram
>a/s5/dickson/euterpe/clockbias:/n/rama/s5/dickson/euterpe/gards/subbloc
:/n/ram
>a/s5/dickson/euterpe/gards/dcell:/n/rama/s5/dickson/euterpe/proteus/gar
>ds
/leaf:/
>n/rama/s5/dickson/euterpe/proteus/gards/sofa:/n/rama/s5/dickson/euterpe
>/p
roteus/
>gards/dcell
>gmake[2]: *** [gards/es-passlmacros.pdl] Error 2
>gmake[2]: Leaving directory
'/N/rama/root/s5/dickson/euterpe/verilog/bsrc/es'
>gmake[1]: *** [es-base.netcap] Error 1
>gmake[1]: Leaving directory
\N/rama/root/s5/dickson/euterpe/verilog/bsrc/es'
>gmake: *** [esgards] Error 1
>did something just change to cause this ?
                               dickson
Rich, I don't know if anything changed or not, but the xbmux2dh24s and xbmux2dh32s are
missing from the listed search path for pdlcat. Also, I could not find them in the
/u/chip/... tree.
These might be new cells and the pdls may not have been generated yet.
Geert would know.
Thanks,
Dave
```

vant [vanthof@hestia]

Thursday, September 29, 1994 8:22 AM

From:

Sent:

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering, Inc.

"What rolls down stairs, alone or in pairs, rolls over the neighbor's dog?

What's great for a snack and fits on your back? It's log, log, log!"
LOG from BLAMMO! (tm) All kids love Log! #include
<std_disclaim.h>

tbr

Sent:

Thursday, September 29, 1994 11:00 AM

To:

'Mark Hofmann'

Cc:

'Alan Corry'

Subject:

no PIFPACKing

Follow Up Flag: Follow up

_ ..

Flag Status:

Red

Mark Hofmann wrote (on Wed Sep 28):

Hi Tim,

Alan has a situarion where for 3 sections of Euterpe he does not want to pifpack cells. He can get this effect by removing the "usepifpack" file, but ideally we would want to control this through use of a define in the Makefile. Did we have this set up at one time? One way to not pifpack something would be to say:

Well, we should check that the other rule which gets invoked when there is no usepifpack file is still up to date. Rich was doing this for a while (but has now gone back to packing) byt defining bothe these variables in the local Makefile (ie no need to have to specify them on the command line.

Removing the usepifpack file means (at least with the current setup in Makefile.share) that we'd have to duplicate the top level.

gmake PIFPACK_SQUEEZE=-1 PIFPACK_DISTANCE=-1 FOOgards

but perhaps we could make this a little more obvious with

USEPIFPACK=0

or some such.

We could modify the rules to put in an if at the shell level to test the value of such a variable, but it's then a little tricky to make sure things stop properly when there is an error.

How about some sort of . directive in the pim file which tells pifpack to be a no-op? Maybe we can't do this because there is no way to represent it in the .pif file, or perhaps it could be slipped back in by all that complicated awk stuff you have. This way would put all the information into the source file, rather than being a cobination of source file and Makefile. It could be similar to the way we handle the espresso stuff, where we grep somthing out of the source file to build the arguments for the command.

tbr

Sent:

Thursday, September 29, 1994 11:11 AM

To:

'vant'

Cc:

'Geert Rosseel'; 'Mark Hofmann'; 'Dave Van't Hof'

Subject:

Re: more topt questions:

Follow Up Flag: Follow up

Flag Status:

Red

vant wrote (on Wed Sep 28):

Geert Rosseel writes:

I believe all of the errors you reported are caused by reading in a corrupted strength file.

For instance, when I look at the geert_euterpe-iter.topt.log, there are many ERRORS that topt is spitting out:

ERROR! Instance gt/UgtSnake/UmuxCtl/Uahold_2/u0 (basename:

xbor7) is being set to basename xbor5 from strength file at line 17588.

This is a very very bad thing to do!

This would cause the errors for missing pincaps, sdl errors, extra input pins, etc. This is a very very bad thing to have happen. Please check how the strength file is being generated.

The above error is caused when the gate type for a specific instance was changed. Ie, the strength file says that the gate is an OR5, but the edif netlist now says it's an OR7. Topt can not deal with this cleanly.

Topt sets the return code to 3 (bad input) because it is a bad input file, however, the -0 flag overrides this and will set the return code to 0. Maybe this should be changed?

Anyway, the data being fed to topt woulc cause all kinds of bad things to happen...

Hope this helps.

Looks like the dreaded inconsistency between top level and sub-block we discussed Wed morning.

Tim B. Robinson [tbr@aphrodite]

Sent:

Thursday, September 29, 1994 11:11 AM

To:

'vant'

Cc:

'Geert Rosseel'; 'Mark Hofmann'; 'Dave Van't Hof'

Subject:

Re: more topt questions:

vant wrote (on Wed Sep 28):

Geert Rosseel writes:

I believe all of the errors you reported are caused by reading in a corrupted strength file.

For instance, when I look at the geert_euterpe-iter.topt.log, there are many ERRORS that topt is spitting out:

ERROR! Instance $gt/UgtSnake/UmuxCtl/Uahold_2/u0$ (basename: xbor7) is being set to basename xbor5 from strength file at line 17588.

This is a very very bad thing to do!

This would cause the errors for missing pincaps, sdl errors, extra input pins, etc. This is a very very bad thing to have happen. Please check how the strength file is being generated.

The above error is caused when the gate type for a specific instance was changed. Ie, the strength file says that the gate is an OR5, but the edif netlist now says it's an OR7. Topt can not deal with this cleanly.

Topt sets the return code to 3 (bad input) because it is a bad input file, however, the -0 flag overrides this and will set the return code to 0. Maybe this should be changed?

Anyway, the data being fed to topt would cause all kinds of bad things to happen...

Hope this helps.

Looks like the dreaded inconsistency between top level and sub-block we discussed Wed morning.

tbr

Sent:

Thursday, September 29, 1994 11:14 AM

To:

'Wayne Freitas'

Subject:

Cerberus questions

Follow Up Flag: Follow up

Flag Status:

Red

Wayne Freitas wrote (on Wed Sep 28):

Tim, I attending our on again, off again bring-up meeting with a couple of the software people and came away with pretty much the same action items that I got over 4 months ago.

Are you still planning on having Euterpe support a master/slave mode for the Cerberus Bus Interface tool.

Not suer what you mean here. Euterpe is a master, but all its registers are accessible as slaves to any other external master.

Can we force Euterpe to fetch from the Cerberus Bus address upon reset by forcing a special register to be set.

Not directly. Current plan endorsed by sotware folks is to have an initial ROM for bringup which essentially just branches to an address in cerberus space. It can then be kept constan while we develop boot code from the workstation cerberus slave.

tbr

Sent:

Thursday, September 29, 1994 11:16 AM

To:

'Wayne Freitas'

Cc:

'graham@echidna'; 'lisar'; 'hestia@echidna'; 'jt@echidna'

Subject:

FlashPROM Sockets for initial boards

Follow Up Flag: Follow up

Flag Status:

Red

Wayne Freitas wrote (on Wed Sep 28):

To support the bring-up effort we need to be able to program the EEPROM's off of the mainboard. If I provide a socket to use does anybody have a problem with loading the initial PCA's with sockets in place of the EEPROM's

It's not clear we will need to make changes to the EEPROM off the board, though we do need an intial progem in there before it's loaded on the board. We intend to make that initial program totally trivial, essentially just a branch that forces code to be fetched from cerberus space. We will have verifyed this specific configuration as part of the verification process before tapeout, so we would have no reason to expect a problem with this approach.

Tim B. Robinson [tbr@aphrodite]

Sent:

Thursday, September 29, 1994 11:16 AM

To:

'Wayne Freitas'

Cc:

'graham@echidna'; 'lisar@aphrodite'; 'hestia@echidna'; 'jt@echidna'

Subject:

FlashPROM Sockets for initial boards

Wayne Freitas wrote (on Wed Sep 28):

To support the bring-up effort we need to be able to program the EEPROM's off of the mainboard. If I provide a socket to use does anybody have a problem with loading the initial PCA's with sockets in place of the EEPROM's

It's not clear we will need to make changes to the EEPROM off the board, though we do need an intial progem in there before it's loaded on the board. We intend to make that initial program totally trivial, essentially just a branch that forces code to be fetched from cerberus space. We will have verifyed this specific configuration as part of the verification process before tapeout, so we would have no reason to expect a problem with this approach.

From: Mark Hofmann [hopper@tomato]

Sent: Thursday, September 29, 1994 11:20 AM

To: 'Tim B. Robinson'
Subject: Re: top on godzilla

Tim B. Robinson writes:

Can you explain the following?

tbr@godzilla ~/euterpe/verilog/bsrc/rg/gards 427 % which top /usr/local/bin/top

tbr@godzilla ~/euterpe/verilog/bsrc/rg/gards 428 % printenv PATH

/usr/local/pkg/ncd/bin:/n/auspex/s15/tbr/bin:/u/peter/bin/sun4:/u/peter/src/mverify/scripts:.:/usr/ucb:/u/chip/tools/bin:/n/ramar/bin/sunview1:/ushare/bin:/usr/hosts:/etc:/usr/etc:/a/zycad.5.1a/XPLUS5.1a/bin:/a/zycad.5.1a/XPLUS5.1a/graphics/XPLUS/fusr/vlsi.new/v8r3/bin:/a/octtools:/a/octtools/bin:/n/rama/s6/quad/exec/sun4:/n/iapetus/a/hspice

Looks like it ought to be seeing the one in /u/chip/tools first, but it's not.

Oughter work. Have you rehashed?

-hopper

From: Wayne Freitas [wayne@echidna]

Sent: Thursday, September 29, 1994 12:05 PM

To: 'tbr@aphrodite'

Subject: Re: Cerberus questions

```
> From tbr@aphrodite Thu Sep 29 09:13:42 1994
```

> Date: Thu, 29 Sep 1994 09:13:38 -0700 > From: tbr@aphrodite (Tim B. Robinson) > To: wayne@echidna (Wayne Freitas)

> Subject: Cerberus questions

> Content-Length: 861

>

> Wayne Freitas wrote (on Wed Sep 28):

> >

Tim, I attending our on again, off again bring-up meeting with a couple of the software people and came away with pretty much the same action items that I got over 4 months ago.

> > >

>

Are you still planning on having Euterpe support a master/slave mode for the Cerberus Bus Interface tool.

> >

> Not suer what you mean here. Euterpe is a master, but all its > registers are accessible as slaves to any other external master.

In what has been referred to as "Serial Mode" on the Cerberus Bus Interface tool I need to control to SC. Is there any change here?

Can we force Euterpe to fetch from the Cerberus Bus address upon reset
 by forcing a special register to be set.

> Not directly. Current plan endorsed by sotware folks is to have an > initial ROM for bringup which essentially just branches to an address > in cerberus space. It can then be kept constan while we develop boot > code from the workstation cerberus slave.

We had talked earlier about being able to set a register in Euterpe which would cause Euterpe to fetch from Cerberus upon completing a reset instead of going out to the EEPROM. This would be accomplished by causing Cerberus to issue reset then going into Euterpe in some specified time period and setting this register. This approach gives us several advantages, first we only dependent on Cerberus lines (SD,SC), vs the EEPROM (Address, data and control) in getting a PCA to work. Second we don't have to program the EEPROM before it's installed onto the PCA, this really becomes a nuisance when we begin doing higher volumes. It means we have to buy a gang programmer and pull the parts from stock, label them put them back in, or arrange/pay our vendor to do the above. Third, if the EEPROM get corrupted we either have to design a fixture to program on the board or remove the component and replace it. I haven't the slightest idea how much of a problem this is to design in, but it really removes a couple of headaches when it come to getting Hestia going in the bring-up and mfg. environment.

> Tim > >

Exhibit C6

Sent:

Thursday, September 29, 1994 2:13 PM

To:

'software-checkins-dist'

Subject:

gnu-tools/sim/terp execloop.c

Update of /p/cvsroot/gnu-tools/sim/terp In directory calliope:/N/hyperion/root/sl/lisa/gnu-tools/sim/terp

Modified Files:

execloop.c

Log Message:

emdepi needed some parentheses to get the mask right

From: Geert Rosseel [geert@ambiorix]

Sent: Thursday, September 29, 1994 2:22 PM

To: 'agc@ambiorix'; 'dickson@ambiorix'; 'hopper@ambiorix'; 'lisar@ambiorix'; 'mws@ambiorix';

'tbr@ambiorix'; 'vanthof@ambiorix'; 'vo@ambiorix'; 'wampler@ambiorix'; 'woody@ambiorix'

Subject: Top-level route status

Hi,

I build a new toplevel of euterpe:

Included: cdio ctio0 ctio1 drio ck cp cj iq hc0 hc1 nb mst mc gf rg + custom blocks

Problems:

- -> gt needs to be rebuild and placement needs to be adjusted. It has not been rebuild in /u/chip since the instance name remapping. I could not include gt
- -> cj has two instances sticking out beyond the 3148 limit for the left edge. I placed them by hand and proceeded to route.

instances are ***I3I4/U7 and ***I3I4/U8 in the middle control section

- -> Routing took 2:50 hours: 998 unrouted wires

 The xbhrdh24s cells have bad targets. That explains a lot of these unrouted wires.
- -> 24274 paths don't meet timing
- -> In many double cycle paths, the last hr cell is not part of design yet and topt thinks it's a regular path. This causes a lot of hr cells to grow.
 For cdio and nb, we'll have to force the output levels.

All the data is in ~geert/chip/euterpe/verilog/bsrc/gards.save. I am making a plot.

Plan for next top-level run:

* fix cj : geert * fix gt : alan

* strip between d-cache & d-tag : alan

* new cp : rich

* strip between i-cache and i-tag : geert

* build es in /u/chip : rich

* release new hc : alan

* check sr origin and rebuild sr : ???

* add dr : geert

The next top-level run is planned for Friday evening.

From: tbe@MicroUnity.com

Sent: Thursday, September 29, 1994 2:37 PM

To: 'Kevin Peterson'

Cc: 'tbr'; 'wayne'; 'graham'; 'lisar'; 'hestia'; 'jt'; 'pmayer'

Subject: Re: FlashPROM Sockets for initial boards

>> It's not clear we will need to make changes to the EEPROM off the

>> board, though we do need an intial progem in there before it's loaded

>> on the board. We intend to make that initial program totally trivial,

>> essentially just a branch that forces code to be fetched from cerberus

>> space. We will have verifyed this specific configuration as part of

>> the verification process befoer tapeout, so we would have no reason to

>> expect a problem with this approach.

>

>Ideally, there should be no programming changes to the EEPROM but

>inevitably, there will be. Why can't we use a PLCC package

>(e.g. AT29L010-20JC)? It can be socketed or surface mounted on the

>same pad footprint (but does require some extra clearance for the

>socket).

>-Kevin

The current package for the EEPROM is a T-WOP (.0198" pitch). I know of no socket for such a package. There is precious little room under Euterpe on the side where the I/O pads are for a larger package, as I suspect a PLCC would be. Pattie is concerned about fitting the vias and traces as is, and I am concerned about accomodating not just the PLCC but the socket. Theses sockets that use the same land pattern are a mixed bag, in my experience. They are somewhat fragile and although they use the original parts land pattern, they can be hard to reflow and rework. Not a standalone reason against using them for first units, but I doubt that they will fit. If someone can id an equivalent EEPROM in a PLCC, we can conclusively assess fit.

-Tom

Tom Eich tbe@microunity.com MicroUnity Systems Engineering, Inc. 255 Caspian Dr. Sunnyvale, CA 94089 (408)734-8100, (408)734-8136 fax From: Sent: sysadm@gaea on behalf of Bob Morgan [bobm@microunity.com]

Thursday, September 29, 1994 5:25 PM

To:

'euterpe@gaea'

I just checked in version 1.2 of the MicroArchitecture document. Thanks to all those who gave me comments on version 1.1. I haven't finished incorporating all the comments yet, but we are going to be releasing a new version of the book every week or so, and there have been some significant updates. The major changes are listed in the file changefile.mif.

The Makefile in /euterpe/doc will print out the book (type "gmake book"). If you would like me to give you a hardcopy, or a bound hardcopy, let me know. Thanks, Bob

Sent:

Buffalo Chip [chip@rhea] Thursday, September 29, 1994 5:32 PM

To:

'geert@rhea'

Subject:

pager log message

page from chip to geert:

Release euterpe/verilog/bsrc/lt BOM 59.0 initiated by agc completed @ Thu Sep 29 15:31:13 PDT 1994 with exit status 0.. chip

Geert Rosseel [geert@rhea]

Sent:

Thursday, September 29, 1994 5:52 PM

To:

'geert@rhea'

Subject:

pager log, sender copy

page from geert to geert:
pageme gmake geert_euterpegards start:Sep_29_15:49 end: Sep_29_15:49 exit
1

lock open: Permission denied all ports busy lock open: Permission denied all ports busy lock open: Permission denied all ports busy lock open: Permission denied all ports busy lock open: Permission denied all ports busy lock open: Permission denied all ports busy lock open: Permission denied all ports busy lock open: Permission denied all ports busy lock open: Permission denied all ports busy

```
From:
Sent:
```

Geert Rosseel [geert@rhea]

Thursday, September 29, 1994 5:52 PM

To:

'geert@rhea'

Subject:

pager log, sender copy

```
page from geert to geert:
pageme gmake geert_euterpegards start:Sep_29_15:49 end: Sep_29_15:49 exit
1
```

lock open: Permission denied all ports busy lock open: Permission denied all ports busy lock open: Permission denied all ports busy lock open: Permission denied all ports busy lock open: Permission denied all ports busy all ports busy all ports busy all ports busy all ports busy all ports busy all ports busy

all ports busy all ports busy all ports busy all ports busy all ports busy

Tim B. Robinson [tbr@aphrodite]

Sent:

Thursday, September 29, 1994 6:06 PM

To: Cc: Subject: 'craig@aphrodite' 'euterpe@aphrodite'

GTLB access

We have run into a problem with the GTLB mask field. When the LTLB was changed to implement only the XOR field, craig wanted the sense of the mask field inverting so that the LTLB mask would be read only with a value of 0 rather than all 1's. To be consistent with this, the GTLB definition was to be changed too, with the thinking being that all we had to do was reverse the sense of the data going in and out via the CMOS read/write ports. However, the GTLB physical array uses the same I/O pins for the mask and match arrays, efectively selecting between them with an additional address bit. So we cannot invert one without inverting the other unless we add more logic which we can ill afford in order to invert the data selectively.

I therefore propose that we go back to the original (and less confusing) definition, with the LTLB match field reading back always all 1's and no extra inversions in the GTLB path. I think this can still be justified as consistent with the general definition of reserved fields always reading zero, because this is not really a reserved fieled. It is the LTLB match field, which in this implementation happens to have a reserved *value* of all 1's which you can't change.

Comments please - and remember atoms are at stake!

Tim

```
'geert@godzilla'
To:
Subject:
                     Output from "at" job
Your "at" job "6054" produced the following output:
Working cell: euterpe
PDF file for plotting: /u/geert/chip/proteus/tools/lib/hyperplot/p691.pdf
Current working directory: /n/tmp/plot
Current Layout: euterpe
/u/geert/chip/proteus/tools/bin/cifles -r -l M2 -l M3 -l M4 -l TEXT -s
0.05 - n / dev/null - v
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/tmp.boo -c euterpe -o
euterpe.22277
Processing cell
/n/auspex/sl4/geert/chip/euterpe/verilog/bsrc/gards/euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk554_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/via23.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/via34.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/via12.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmux2dh2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/mobieclium.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/isrc.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bjt1.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/pld.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/unupld_lobe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/mobieclium lobe.l
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/unuisrc_lobe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/isrc lobe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ef2x1.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/mux2x1.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/isrc2.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/pld_lobe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/contact.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbhrdf2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor4df2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/or4.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/buf1x1.ly
```

Charlie Root [root@godzilla]

Thursday, September 29, 1994 6:09 PM

From:

Sent:

```
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmux2df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/unubjtl.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/buf1x2.ly
Processing cell
/n/auspex/sl4/geert/chip/euterpe/proteus/compass/leaf/xbffdh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/lat1x1.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor6df6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/or6.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor5df4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/or5.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbhrdh2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor6df4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor5df2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor9dh2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/or9.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffdh12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/lat1x2.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbhrdf24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmux2df12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbhrdh24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor4df4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffedh2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbhrdh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbc01df2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbc0ldf4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk555_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffedh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbhrdf4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbhrdf12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk556_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk557_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk558_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk559_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk560_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk561_euterpe.ly
```

```
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk562 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmux2dh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffdh24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/lat1x3.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk563_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk136 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffdh2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffdf24s.ly
Processing cell
/n/auspex/sl4/geert/chip/euterpe/proteus/compass/layouts/mux2x3.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/eflatch.ly
       Could not find cell clockbias
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffdh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk137 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor3df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/or3.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ttle2teu.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/iopwredges.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ttle2c.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/npolylwafl.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/anisrc.ly
Processing cell
/n/auspex/sl4/geert/chip/euterpe/proteus/compass/layouts/bt1.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bjtlcust.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/anpld.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ttlc2eeu.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/nwaff4u.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/p2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ttlio.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/resis.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff2df24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/latch.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff3dh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bgbbcstm.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/borderpwr.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/mosatom.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk138_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor4df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk139_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff5dh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ef3x1.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/mux3x1.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bellybutt.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxffb4df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/mux2x2.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk140_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk141 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk142_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunkl43_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk144 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk145_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk146_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk147 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk148_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk149_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunkl50 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor2df4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/or2.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff8dh2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk151 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff2dh2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff2dh24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk152_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk153_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk154_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor8dh16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/or8.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff2dh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk155 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmux5dh16s.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/mux3x2.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbbufdh12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk156_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk157 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxen3dh4s.ly
Processing cell
/n/auspex/s14/qeert/chip/euterpe/proteus/compass/layouts/switch2px1.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk158_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbbufdh16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk159_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk160_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk161_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk162 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk163_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk164 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk165 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk166 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk167_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbc01df6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbc0ldf8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk168 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk169 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ledkbdip.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk170 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk171 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk172_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ledsegdrv.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bjt71.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ppoly1wafl.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunkl73 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk174_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk180_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbxor3dh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk181 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbxor3dh4s.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmaj3dh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/maj.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmux5dh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmux5dh4s.ly
Processing cell
/n/auspex/sl4/geert/chip/euterpe/proteus/compass/leaf/xbmaj3dh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor2df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmux2dh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor4df12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk182_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbxor3dh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffdh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmux4dh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffdh8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk183 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmux5dh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmux4dh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff7dh2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff5dh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor2df2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff7dh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff2dh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor3dh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffdf8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff2dh8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffdf12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff10dh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor2df6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff7df4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/or7.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmaj3dh2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff4df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk184 euterpe.ly
Processing cell
/n/auspex/s14/qeert/chip/euterpe/proteus/compass/leaf/xbor4df6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor4dh2s.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor3df6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor2dh8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff3dh12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborffb2dh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff5dh8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborffb3dh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff2dh12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor3df8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff4df24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff3dh8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor4df8s.ly
Processing cell
/n/auspex/sl4/geert/chip/euterpe/proteus/compass/leaf/xbmuxff5dh12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff5dh8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk185_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff2dh16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff4df8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxffb2dh8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk186_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk187_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunkl88_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk189 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk190_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk191 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk192 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk193_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbbufdh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk194 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor3df4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor7df4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff2df4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffdf2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor5df6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff2df8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmaj3dh6s.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbbufdh8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff2df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor6df2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff2df2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff2df6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff5dh2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff2df12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff6dh2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk195_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk196 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk197_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffdf16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk198_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor3dh16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor7dh16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor4dh16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff2dh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor5dh16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor6dh16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk199_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk200_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk201 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk202_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor9dh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbhrdh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk203_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk204_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk205_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk206_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk207 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk208_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk209_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk210_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk211_euterpe.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk224_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffdf4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffdf6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor3df2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff3dh24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk225 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff3dh2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk226_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk227_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff4dh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff3df12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff3df8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff5dh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff2dh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk228 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor3dh2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff4df12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff4df6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff5dh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk229 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborffb5dh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffbdf6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk230 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk231_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk232_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk233_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk234_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk235_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk236_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk237_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffedh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk238 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff4dh2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxffb2df8s.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff2df8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor8df6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff2dh2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor9df6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff2df12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk239_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk240_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk241_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk242_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffdf32s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/mux2x4.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor6dh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor2dh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor8df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbbufdh2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor2dh2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk243 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk244_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk245_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk246_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk247_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk248 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk249_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk250_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk251_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk252_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk253_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk254_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk255_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk268_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk269_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk270_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk271 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk272_euterpe.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborffb5dh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor3df12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff3df6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffbdf12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff3df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor3dh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk273 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffbdh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk274 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk275_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk276 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk277 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk278_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk279 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk280_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk281 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff2df4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk282_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor2df8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff9df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff8df6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborffb2df6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk283 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk284 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk285_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk286 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffbdf32s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor4dh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor5dh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor3dh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor4dh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk287_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor5dh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor6dh4s.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk288_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk289_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk290_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk291_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk292 euterpe.ly
Processing cell
/n/auspex/s14/qeert/chip/euterpe/verilog/bsrc/gards/chunk293 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk294_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk295_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk296_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk297_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk298_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk299 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk312 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk313_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk314_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk315_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxffb2df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk316_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk317_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff4dh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff3df4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk318_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk319 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk320_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk321_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk322_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk323_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk324_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk325_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk326_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmaj3dh8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk327_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk328_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk329_euterpe.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk330_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor7dh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor5dh2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor8dh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor6dh2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff2df6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor7df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk331_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor7dh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor8dh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk332 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk333 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk334 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk335 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbhrdf8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk336_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk337 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk338 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk339_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk340_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk341_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk342_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk343_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk356_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk357_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk358_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk359_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff10dh2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk360_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor4dh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk361_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff3dh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk362 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk363_euterpe.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk364_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk365 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk366_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk367_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk368 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk369_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk370_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff9df24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk371_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk372_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk373 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk374 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor8dh12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor7dh8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor7df12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk375_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk376 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk377 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk378_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk379 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk380 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk381_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk382_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk383_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk384 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk385_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk386_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk387_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk400_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk401_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk402_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbxor3dh2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk403 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk404_euterpe.ly
```

Processing cell

```
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffbdh24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk405_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxffb2dh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff2dh12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk406_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk407_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk408_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk409_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk410_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk411_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk412_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk413 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk414_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk415_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk416 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk417_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk418 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk419_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk420 euterpe.ly
Processing cell
/n/auspex/sl4/geert/chip/euterpe/verilog/bsrc/gards/chunk421 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxen3dh16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk422_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk423_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk424_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk425_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk426_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk427_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk428_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk429 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk430_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk431_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk444_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk445_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk446_euterpe.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk447_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff5dh2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk448_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborffb3dh8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk449_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff2dh6s.ly
Processing cell
/n/auspex/sl4/geert/chip/euterpe/proteus/compass/leaf/xborffb3df6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk450_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk451_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk452_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk453_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk454 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk455_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff3dh24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxen5dh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor13dh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/or13.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk456 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborlldf4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/orl1.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff13dh24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff4dh24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor2dh12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff5dh24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor8dh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk457_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff8dh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffedh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbc01df24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ef2x3.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbxor2dh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff5dh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor12df4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/or12.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff2df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff3df8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff2dh24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff5df8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor10df6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/or10.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor9df4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff2df24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk458 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborffb2df8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff12df4s.ly
Processing cell
/n/auspex/s14/qeert/chip/euterpe/proteus/compass/leaf/xborff3df4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff6df4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff6dh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor7df2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor5df8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff7dh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff3df12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk459_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff8df8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff5df6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff6df6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff7df6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff7df12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff4df4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff5df4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor8dh2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff7df8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff3df6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk460_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff3dh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk461_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk462_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxffb2dh16s.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborffb6df32s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborffb7df32s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff6df32s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk463_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborffb5df32s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborffb8df32s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffbdh12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk464 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk465_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborffb4df32s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk466_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffbdh8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk467_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk468_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk469_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk470_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk471 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk472_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk473_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk474_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmux2dh16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk475_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk488_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk489_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk490_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk491_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk492_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffbdh16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk493_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffbdf24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk494_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk495_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk496_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk497_euterpe.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk498_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk499_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxen5dh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk500_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff11dh24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor7df6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff3df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbxor2dh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor10df4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbbufdh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk501_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff2df32s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff13df8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborffb3df12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk502_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff4df6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff8df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff5df2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff6df2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff4df8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff4dh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk503_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff8dh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff8df12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff8df24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff7df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff8df4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk504_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor5dh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk505_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffdh16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk506_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborffb2df32s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk507_euterpe.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborffb3df32s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff3df32s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk508_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffbdh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffedh16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ef2x2.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk509_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffedh12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffbdf8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk510_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk511 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk512 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk513 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk514 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk515 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk516 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk517 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk518 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxffb2dh24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk519 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk532 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk533 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk534 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk535 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk536_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk537_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff2dh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff4df4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk538_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk539_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk540_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk541_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk542 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk543_euterpe.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk544_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk545_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk546 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk547 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborffb7df8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk548 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk549 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxffb2df32s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk550 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor7dh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff6dh24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk551_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk552_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk553 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxen3dh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1613_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmux3dh2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1614 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1625_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1633_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1644 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1645 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1646_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff3df24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1647_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk576_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk577_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk578_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk579_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk580_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk581_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk582_euterpe.ly
Processing cell
/n/auspex/s14/qeert/chip/euterpe/verilog/bsrc/gards/chunk583 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk584_euterpe.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk585_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk586 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk587_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk588_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk589 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk590 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk591_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk592 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk593_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff2df32s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk594_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk595_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk596_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk597_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxen3dh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk598_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk599 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk600 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk601_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk602 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk603 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk604_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk605 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk606 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk607_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk620_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk621 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk622_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk623_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk624_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk625_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk626_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk627 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk628_euterpe.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk629_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk630 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk631_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk632_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk633_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk634_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk635_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk636 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk637_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk638_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk639_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk640 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk641_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxen2dh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk642_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk643_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk644_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk645 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk646_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk647_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk648_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk649_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk650_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk651 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk664_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk665_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk666 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk667_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk668_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk669_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk670_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk671_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk672_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk673_euterpe.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk674_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk675_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk676_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk677_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk678_euterpe.ly
Processing cell
/n/auspex/sl4/geert/chip/euterpe/proteus/compass/leaf/xbor8df8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk679_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk680 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk681 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk682_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor6dh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk683 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk684_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk685 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk686 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk687_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk688 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk689_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk690_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk691_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk692 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk693 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk694 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk695 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk708 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk709 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk710 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk711_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk712_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk713_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk714_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk715_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk716 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk717_euterpe.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk718_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk719 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk720 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk721 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk722 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk723_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk724_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk725 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk726_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor6df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk727 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk728 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk729_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk730 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk731 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk732 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk733_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk734 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk735 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk736_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk737_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk738_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk739_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk752_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk753 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/eamemalr1wpr6x1a.
ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/eamemalr1wp6x1a.l
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk754_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/eam2ffdh16s11x2a.
ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/eaffbdh16s11x2a.l
Processing cell
/n/auspex/s14/qeert/chip/euterpe/verilog/bsrc/gards/chunk755 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/eaffdh16s11x2a.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk756_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/eaffbbdh12s11x2a.
ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/eamemalrlw6x1a.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk757 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk758_euterpe.ly
Processing cell
/n/auspex/s14/qeert/chip/euterpe/verilog/bsrc/gards/chunk759 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk760_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk761_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk762_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk763_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk764_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk765_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk766_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff8df32s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor7df8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk767 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk768 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk769 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxen4dh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk770_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffbdf16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk771_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk772_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk773_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk774_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk775_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk776_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk777_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk778 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk779_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk780_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk781_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk782 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk783_euterpe.ly
```

```
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk796_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk797_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk798_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk799_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk800_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk801 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff6df16s.ly
Processing cell
/n/auspex/sl4/geert/chip/euterpe/proteus/compass/leaf/xborff6df24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk802 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff4df24s.ly
Processing cell
/n/auspex/s14/qeert/chip/euterpe/proteus/compass/leaf/xbmuxen2dh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff6df12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxen2dh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborffb6df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk803_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff6df8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff3df24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk804_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmux4dh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor5df12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk805 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk806_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmux3dh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk807 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk808_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk809_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk810_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk811 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk812_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk813_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk814_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk815_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk816 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk817_euterpe.ly
```

```
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk818_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk819_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk820_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk821_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk822_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk823 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk824_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk825 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk826_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk827_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cr.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cr3a.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crclkintb.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crclkint3.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crclkint4.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cr12isrc.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crisrc.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cr3pgsas.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cr3pgsa.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crgsa.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bjt285.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crpld.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crbbcstm.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crbellybutt.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crdindrvs.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crdindrv.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crclkint5.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/custom_vdd_pad.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/pad_m5.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/custom_vss_pad.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crarray.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crselef.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crdsplat.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bjt21.ly
```

```
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crsasplat.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crrdec.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crpre4.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crxdrv.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cror2wp.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crpre8.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cror3wp.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cror3wpr.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/craddmpl.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crasef.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cr12to32.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crrdec1.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cr64col.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crxdrvr.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crweplat.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cr16col.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crdsdrv.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cr8col.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crselefp.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crwedrv.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cr1col.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crdinmpl.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bjt1rot.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crlsa32c.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crlocsa.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crddrv.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crcells.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crcell.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cr64colr.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cr16colr.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cr8colr.ly
Processing cell
/n/auspex/sl4/geert/chip/euterpe/proteus/compass/layouts/cr3apwaf.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crclkinta.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cr2clkint.ly
```

```
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crclkint2.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crclkint1.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crbridge.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crbrdgintf.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cr2a.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crclkint8.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crclkint6.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crclkint7.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cr2apwaf.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk828_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk829_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk830_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk831_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk832 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk833_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk834_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/iobyte.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/epllpwrcon3.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ioquadctrl.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/plprb2m4m.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bgbbgen.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bbgenbit.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/npolwaf15x5.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/npolwaf48x11a.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/npolwaf15x1.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ioquadsofa.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/mobieclium_site.l
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/gardswarts/ioquadstdc.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/scxbmux2dh12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/scxbef2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmux2dh8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/mobieclium unu.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ioquadpdfilt.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cappt28pf.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/iopolywafl1.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/epllbmult.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/res2k.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/p12m.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bt285.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bjt2ul.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/res10k.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/p121.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/iom4pext.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/epllopamp2.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/res5k2u.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/res4k.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/res5k.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ioquadef.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/p12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/p24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/n4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ioquadfres.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/res2k2u.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/eplliscv2.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/res4k2u.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/p8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/pwlul12u.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/opcomp1.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/iom4pwr.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/iobyte0.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ioeclnpolwafl.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/mobieclium_noxist
ors.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/iocvrrswx3.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/iocvrrsw.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/n4m.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/p4m.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/npolwaf59x7.ly
```

```
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/npolwaf46x7.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/iocvr.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/iopld.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/iocsbufcella.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/iocvrcel1.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/iobellybutt.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/iocssel.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/iocsselcel1.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/pwaff4u.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ioff.ly
Processing cell
/n/auspex/s14/qeert/chip/euterpe/proteus/compass/layouts/waffle29x.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/waffle29x2.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/iopwrint.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/npolwaf59x18.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/iooutpwrint.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/npolwaf119x6.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/npolwaf14x5.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/npolwaf14x1.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/npolwaf48x11.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/npolwaf119x11.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/iooutckts.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/iocsbuffer.ly
Processing cell
/n/auspex/sl4/geert/chip/euterpe/proteus/compass/layouts/iocsbufcell.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/iocsbufcel2.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ioisrc.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ioisrclx.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/iocsbufcel3.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ioffout.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ckmux.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/latchx1.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ioskew.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/iomux8cel1.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/n16m.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/iomux8cel2.ly
```

```
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ioskewbuf.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ioskewpwrcon.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk841 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/eamemalrlwipr6xla
.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/eamemalrlwip6x1a.
ly
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk842_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk843_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk844_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk845_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff17dh2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborffb2df12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk846_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff17dh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff17df4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/or17.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk847_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk848_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk849_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk850_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk851_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk852_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk853_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk854_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff8df8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk855_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxffb8df8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk856_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbbufdf2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff2dh16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff5df24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/scsynchll.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/iosynchlat.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor11df6s.ly
```

```
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk857_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbcmos2ecldf2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/c2e.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbbufdf16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk858_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk859 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk860_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk861_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk862 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk863_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk864_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk865 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk866_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff5df12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor11df8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk867_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk868 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk869_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk870_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk871 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk872 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk873_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk874 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk885 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk886_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk887_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk888_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/eamemalrlwi6xla.l
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk889 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor2df12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk890_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk891 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff4df32s.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk892_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxen4dh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmux4dh16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk893_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk894 euterpe.ly
Processing cell
/n/auspex/s14/qeert/chip/euterpe/verilog/bsrc/gards/chunk895 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk896_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk897_euterpe.ly
Processing cell
/n/auspex/s14/qeert/chip/euterpe/verilog/bsrc/gards/chunk898 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff8df12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk899 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk900 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff9df8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk901_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk902 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk903 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk904_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk905 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk906_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk907 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk908_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk909_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff8df6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk910 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk911_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff9df12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk912 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor6df8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff5df32s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor6df12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk913_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk914 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk915_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk916_euterpe.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk917 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk918_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk920_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk929_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ealporl4nf8s3x3a.
ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ealporl6nf8s3x4a.
ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk930 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ealdf24s6x4a.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/eawwlvref16s2x4a.
ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ea1plqh3s4x2a.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ealnf36s9x4a.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk931 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk932 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ea1porl5nf8s3x4a.
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk933 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff17dh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk934 euterpe.ly
ERROR! Could not find cell xborff4df12s
        Could not find cell xbmuxff3dh3s
ERROR!
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk935 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxen2dh2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff11df8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk936_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborffb2dh12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk937_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbhrdh8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbhrdh12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/hrlat1x1.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk938 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor2dh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk939 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk940_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk941_euterpe.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk942_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxffb2dh12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxffb2df12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk943 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk944 euterpe.ly
Processing cell
/n/auspex/s14/qeert/chip/euterpe/proteus/compass/leaf/xbmuxff9df6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborffb4dh12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk945 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor8df4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk946_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk947 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk948 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk949_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk950 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk951_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk952_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk953 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk954 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxffb4df8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk955_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxffb9df8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk956_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk957 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk958 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk959 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk960 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk961 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk962 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk963_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk964_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk965_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk973_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk974 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk975_euterpe.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk976_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk977_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk978_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff17dh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff3dh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk979 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor8df12s.ly
Processing cell
/n/auspex/sl4/geert/chip/euterpe/proteus/compass/leaf/xbmux5dh8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff5dh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor15df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/or15.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor16df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/or16.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor2dh16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff16df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk980 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborffb6df12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk981_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk982_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk983 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk984_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk985_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk986 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbxor2df12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/def2x1.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbxor2df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff8dh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbxor2df6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk987_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff8dh2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff6dh24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbxor2df4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff4dh8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk988_euterpe.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff4dh2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff11df24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor10df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk989_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor5df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor11df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor9df12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk990 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk991_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk992_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk993 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk994 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk995_euterpe.ly
Processing cell
/n/auspex/s14/qeert/chip/euterpe/verilog/bsrc/gards/chunk996 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk997 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbxor2df8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk998 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborffb4dh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff4dh12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor10df12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk999 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff7df24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1000_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborffb3df24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1001_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1002_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1003_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1004_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1005_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1006_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1007_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1008_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1009 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1017_euterpe.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1018_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1019_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1020_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunkl021_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborffb8df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1022_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbcmos2ecldf4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborffb8df8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor9df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborl2df6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1023_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff12df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor13df12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor14df12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/or14.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff16df32s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1024 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff11dh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff11dh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff6dh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1025_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1026_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1027_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1028 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1029_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1030_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff7df2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1031_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1032_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff13df24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff11df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff5df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff9dh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1033_euterpe.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff4df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff13df32s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1034_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1039_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1040_euterpe.ly
Processing cell
/n/auspex/s14/qeert/chip/euterpe/verilog/bsrc/gards/chunk1041 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1042_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1043_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunkl044 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff9dh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1045_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborffb4df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1048_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1049_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1050 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1051_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1052 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1053 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1061 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmux6dh16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1062 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1063 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1064 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/scioffdf16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1065 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1066_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1067_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff11df32s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1068_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff14df24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1069_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1070_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1071 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1072_euterpe.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1073_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1074 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1075_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1076 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1077 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1083 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1084_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1086 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1087 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1088_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1089 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1090 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1091 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1092_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1093_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1094 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1095 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1096_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborffb4df8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1097 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1105_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/scioff.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/sccgdr.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1106 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1107 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff13df12s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff9df4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1108 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1109_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff12df2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1110_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1111 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1112 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1113 euterpe.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1114_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1115_euterpe.ly
Processing cell
/n/auspex/s14/qeert/chip/euterpe/verilog/bsrc/gards/chunk1116_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunkll17_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunkl118 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1119_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1120_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunkl121_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1122_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1123_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1124_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1125_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1126_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1127 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1128_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1129_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1130 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1131 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1132_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1133_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1134_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1135_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1136_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunkl137_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1138_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1139_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1140_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1141_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1149_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1150_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1151_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunkl152_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1153 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1154_euterpe.ly
Processing cell
```

```
/n/auspex/s14/qeert/chip/euterpe/verilog/bsrc/gards/chunk1155_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunkl156 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1157_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1158_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunkl159 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1160 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cache.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/caborderpwrx.ly
Processing cell
/n/auspex/s14/qeert/chip/euterpe/proteus/compass/layouts/cacornerpwrx.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cardiref.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/isrcx2.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/p961.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/p4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/p241.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/p20m.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/rd4k.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/n16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cabotwaflft.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cafsam4.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cabotwaff.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/canp1waf2u.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/camcaplftary.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/camcellcaplft.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/camcap2ary.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/camcellcap2.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/camcap3ary.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/camcap3x32.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/camcellcap3.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cawrdec.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cawrpre2.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/caxdrv.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bjt71x2.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bjt71x3.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bjt71x2a.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/caor1wp.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cawrpre4a.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/caor2wp.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/caxdrvdmy.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/caor2wpdmy.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cafsam4wr.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cawrpre8xb.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/caor3wp.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cafsam4wr8a.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cafsam4wr8.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cawrpre4.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cawrpre8.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cawrd1024.ly
Processing cell
/n/auspex/s14/qeert/chip/euterpe/proteus/compass/layouts/cawrdec64.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cabicx4.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cainvbv3b.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cainvbv3a.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/canand2c.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cawrdec8.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cawrdec2.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/caxldrv.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cainvbv3.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cainvc.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/caoct.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/carsbufx8.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/carsbuf.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cabyte.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cabit.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cafsamx.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/capld.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cagsa.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cadin.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cawbldvr.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cabitisrc.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cacol.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cablk2.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/calocsa.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bjt280.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bjt20.ly
Processing cell
/n/auspex/s14/qeert/chip/euterpe/proteus/compass/layouts/camcellcap1.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/camcell2x32.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/camcell2x4abs.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/camcell2x2.ly
Processing cell
/n/auspex/sl4/geert/chip/euterpe/proteus/compass/layouts/camcell1.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/carddec.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/carsdrv.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cacasbias.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cavref942.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cardbs.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cabsordmy.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cabsor5.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cardpre8.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/caor3cas.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cardpre4.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/caor2cas.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/custom_vdde_pad.1
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cardf1024.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cabsld prog.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cardfdec64.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cavwyisrc.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cabsld isrc.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cabsld.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cacasldbip.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cacasld12.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cacasldpld10.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cardfdec32.ly
Processing cell
/n/auspex/sl4/geert/chip/euterpe/proteus/compass/layouts/cardfdec8.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cardwl opt.ly
```

```
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cardfdecref.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bjt285cust.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cardfdec_cmos.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cardf_wlbips_x2.1
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cardf_wlbips.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cardfdecorout.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cacapld.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cardf_abin.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/catopwaff.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/vdcon1.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/canp1waf5u.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/calocwaff.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/catopwaflft.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbhrdh6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunkl161_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1162_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1163_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtlb.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/narborderpwr.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crclkint10.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crclkint9.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtxrablk.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gttail.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtisrc.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtvtail.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtxr74col.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtvpphi.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtlvpphi.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtxr2col.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtxwedrv2.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gt2crwlisws.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gt4crwlisw.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gt2crwlisw.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtcrwliswb.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtcrwlisw.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtxr1col.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtxrdsa.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtxwc750.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtxcoldrv.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtsa.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gt64xor.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gt2xor.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtxordiff.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtxr8col.ly
Processing cell
/n/auspex/sl4/qeert/chip/euterpe/proteus/compass/layouts/gtxwedrv.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtrwlisels.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gt4rwlisel.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gt2rwlisel.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtrwliselb.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtrwlisel.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtxr8colmd.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtxwedrvmd.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtrwlisms.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gt4rwlism.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gt2rwlism.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtmiss.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/miss.ly
Processing cell
/n/auspex/sl4/geert/chip/euterpe/proteus/compass/layouts/gtfmsor8.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cascode.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtmsor8.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtmsor.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtbbutt.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtrwlmpldrs.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtrwlmpldr.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtlatfs1p.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtmpl3.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtrwlef.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtbbcstm.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtvffpg.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtvref2.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtm64x58.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtwedrvs.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtwedrv.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtvlowp.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtmatref.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtm10colf.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtmor10sf.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtmor10f.ly
Processing cell
/n/auspex/s14/qeert/chip/euterpe/proteus/compass/layouts/gtmor.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtmlcol.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtrdsa.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtwc750.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtcoldrv.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtvadrivr.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gt64mat.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gt2mat.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtmat.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gt6tc.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtm8col.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtmor8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtmor8.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtm10col.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtmor10s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtmor10.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtmor6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtmor6.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtlb_waf.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtmatrdec.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtrpredec.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtor4wswg.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gte2bc.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtref250p.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtpld.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtpredec.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gt16to64.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtfdecs.ly
Processing cell
/n/auspex/s14/qeert/chip/euterpe/proteus/compass/layouts/gtfdec.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtmatrdecb.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gt16to64b.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtfdecsb.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gttfdec.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtabs.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/gtpolywafl.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crclkint12.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/crclkint11.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1164_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunkl165_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1166 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1167 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1168_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1169_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1170_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1171_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1172_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1173_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1174_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1175_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1176_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1177_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1178_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1179_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1180_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunkl181_euterpe.ly
Processing cell
/n/auspex/s14/qeert/chip/euterpe/verilog/bsrc/gards/chunk1182 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1183_euterpe.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1184_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1185_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1193_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1204_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1205_euterpe.ly
Processing cell
/n/auspex/s14/qeert/chip/euterpe/verilog/bsrc/gards/chunk1206 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1215_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmuxff2df2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1216 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1217_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1218 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunkl229_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1237_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1248_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1249_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffedh24s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbffedh8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1250_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1259_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1260_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmux3dh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1261_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1262_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1273 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1281_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1292_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1293_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1294_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1295_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1303_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1304_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1305_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1306_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1317_euterpe.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1325_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1336 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1337_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1338_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1339 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctag.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctcamcaprtary.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctcamcaprt.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctrddec.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctcasbias.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctisrc.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctvref942.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctrdbotwaf.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctrdpredec.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctrdpre4.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctor2cas.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctrdbs.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctbsor3.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctrdpre8.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctor3cas.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctpwrrail.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctcamcaplftary.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctcamcap1ft.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctrdf256.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctbsld prog.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctrdfdec64.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctvwyisrc.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctbsld.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctcasld12.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctcasldpld6.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctrdfdec32.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctrdfdec8.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctrdwl opt.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctrdfdecref.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctrdfdec_cmos.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctrdf wlbips x2.1
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctrdf wlbips.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctrdfdecorout.ly
Processing cell
/n/auspex/s14/qeert/chip/euterpe/proteus/compass/layouts/bjt1pt2v2.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctrdf_abin.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctrdtopwaf.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctrdlftwaf.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctwrdec.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctwrpredecbotwaf.
ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctwrdecbotwaf.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctwrpredec.ly
Processing cell
/n/auspex/s14/qeert/chip/euterpe/proteus/compass/layouts/ctwrpre8xb.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctfsam4wr8ls.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctfsam4wr8a.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctfsam4wr8.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctwrpre4.ly
Processing cell
/n/auspex/sl4/geert/chip/euterpe/proteus/compass/layouts/ctwrpre8.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctwrdecfill.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctwrd256.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctwrdecrtwaf.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctwrdectopwaf.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctoct.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctoctbotwaf.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctoctm4out.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctlsbyte.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctls2bit.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctls2bitio.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctfsabuf.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctcol.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ct2bit.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ct2bitio.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctbyte.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ctocttopwaf.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunkl340_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1341_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1342_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1343_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1344 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1345_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1346_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1347 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunkl348_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmux8dh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1349 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1350_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1361_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1369_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1380_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1381 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1382_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1383_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1387_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1391 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1392_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1393_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1394 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1405_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1413_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1424_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1425_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1426_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1427_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1431_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1435_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1436_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1437_euterpe.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1438 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1449 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1457_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1468_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1469 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1470 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1471_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1475 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1479 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1480_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbmux8dh3s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1481 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbhrdf32s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborffb2dh4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1482 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1493 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1501 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1512 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1513_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1514 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1515 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1516_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1517_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1518_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1519 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1520_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1521_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1522_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1523_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1524_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1525_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1526_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1537 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1545_euterpe.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1556_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1557_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1558_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1559_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunkl560 euterpe.ly
Processing cell
/n/auspex/s14/qeert/chip/euterpe/verilog/bsrc/gards/chunk1561 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1562_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1563_euterpe.ly
Processing cell
/n/auspex/s14/qeert/chip/euterpe/verilog/bsrc/gards/chunk1564 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1565_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1566_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1567 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1568_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborffb3df16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1569_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1570_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1581 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1589_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1600_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1601_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1602_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1603_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bgknobgen.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/pwrring.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bgvrr0g.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bgvrr.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/n121.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/p48s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bgvrrg.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/nls.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/pls.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bgoar.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/res5k4u.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/res1k4u.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/n111.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/n11.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bgvrrlg.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bgvrr2g.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/xcinvc.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/res2pt6k4u.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/padprb2m4m.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bgvffg.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bgvffdistr.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/p36s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bgoaf.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/p9pt81.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/res3k4u.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bgvff.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/p1pt6s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bgvlsg.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/res2k4u.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ppt9s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bgoals.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/p8m.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bgknobwafl.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/pwrv2txt.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bgoabi.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bgimir.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/p201.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bgknobisvr.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bgknobgenvia.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1604 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1605_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1606_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1607 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cerpokgen.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/n2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/n12s.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/n12m.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/n8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/p11.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1608_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bgproca2d.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/pwrh4atxt.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/pwrh4etxt.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/padprb3m4m.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/pwrgrid4e.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/pwrgrid2e.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bgcomp2.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/n161.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/n21.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/p41.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/n12pt31.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bga2dnand.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/catcstif.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/xcnand3c.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bgcstg2.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bgpreamp.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/n81.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/res9k2u.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/n41.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bgplev.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bgplev8.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bga2dnandx7.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/xcnand2c.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bga2dnandx2.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/xcnand4c.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/pwrv4txt.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/pwrgrid4m4.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/pwrgrid2m4.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/pwrgrid2a.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bgpa2dbi.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/p32m.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/n20m.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/n23m.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/p40m.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bgisvr.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bgpref.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/rd1pt2k4u.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/res6k4u.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/n401.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bgproca2dvia.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1611 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1612_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1651 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bg3stack.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/n8m.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/p16s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/p96s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1652_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1655_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1656_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1657 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1658 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1669 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1677_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1688 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1689 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1690_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1691_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1692_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1693_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1694_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1695_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1696 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1697 euterpe.ly
Processing cell
```

```
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1698_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/tsensa.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/tsbandgap.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/n32m.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/p81.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/p161.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/n321.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/p16m.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/p48m.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/p321.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/bt4x4cc.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/tsalarm.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/padprb2m4ms.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/padprblm4ms.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/tsad2slope.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/tsadcomp.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/p32s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/tsadoa.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/n96s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/res1pt25k.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/n241.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1699_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor9df8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor16df4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor17df4s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1700 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbxor2dh2s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1701_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbor3dh8s.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1702_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1713_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1721_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1732_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1733_euterpe.ly
Processing cell
```

/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1734_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1735_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1736_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1737_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1738_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1739 euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1740_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1741_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1742 euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1743 euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xborff3df2s.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1744 euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1745_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1746_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1757_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1764_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/ttl3vnew.ly Processing cell /n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/seribuf.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1765_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1766_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1767_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1768_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1769_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1770_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1771_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1772_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1773_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1774_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1775_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1776_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1777_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1778_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunkl779 euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1780_euterpe.ly Processing cell

/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1781_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1782 euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1783 euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1784_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1785 euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1786_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1787_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/proteus/compass/leaf/xbcmos2ecldf16s.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1788 euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1789 euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1790 euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1791_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1792 euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1793_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1794_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1795 euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1796 euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1801 euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1802_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1808 euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1809 euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1810_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1811_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1812_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1813_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1814 euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunkl815 euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1816 euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1817 euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1818_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunkl819_euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1820 euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1821 euterpe.ly Processing cell /n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1822_euterpe.ly Processing cell

```
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1823_euterpe.ly
Processing cell
/n/auspex/s14/qeert/chip/euterpe/veriloq/bsrc/gards/chunk1824 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1825_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1826 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1827 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1828_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/cli.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1829_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1830_euterpe.ly
Processing cell
/n/auspex/s14/qeert/chip/euterpe/verilog/bsrc/gards/chunk1831 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1832_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/proteus/compass/layouts/leddigdrv.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1833 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1834 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1835_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1836 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1837_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1838_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1839_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1840_euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1841 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1842 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1843 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1844 euterpe.ly
Processing cell
/n/auspex/s14/geert/chip/euterpe/verilog/bsrc/gards/chunk1845_euterpe.ly
Processing cell
/n/auspex/s14/qeert/chip/euterpe/verilog/bsrc/gards/chunk1846 euterpe.ly
Creating euterpe.22277
Creating node name file /dev/null
ERROR! illegal subscript usage in rwl_an0p1600v[91
ERROR! illegal subscript usage in rwl_an0p1600v[91
ERROR!
       illegal subscript usage in rwl_an0p1600v[91
        illegal subscript usage in rwl_an0p1600v[91
ERROR!
ERROR!
        illegal subscript usage in rwl an0p1600v[91
ERROR! illegal subscript usage in rwl an0p1600v[91
Freed Nodes: 0
                 Peek Nodes: 43654
Freed Boxes: 0
                 Peek Boxes: 531231
Freed Polys: 0
                  Peek Polys: 2305
Freed Wires: 0
                  Peek Wires: 0
CLI contents:
-cif_tm -localdir /n/tmp/plot -p ce3436 -d
/u/geert/chip/proteus/tools/lib/hyperplot/p691.pdf -t ciftopcell -af
2.0 -c 1 euterpe.22277
```

```
[1] 22439
hostid set to 0x55416d20
HyperPlot - V2.0h
29-Sep-1994 15:17:35
Copyright (c) 1993 - Pinebush Technologies, Inc.
Proprietary and Confidential to Pinebush Technologies, Inc.
Configuration Options:
    Auto_strip
                    : on
    Overlap
                     : 0.00
    Max strips
                     : 99
    Max layers
                     : 1023
    Text width
                     : 4
                   : N/A
    Display_array
    Top cell method : input_file_name
    Plot empty plots : no
    Username label
                    : off
    Legend: R/H , Axis: -BL- , Label: RC
    Regions: Top off , Bottom off , Left off , Right 4.00
Processing file 'euterpe.22277'
Output options:
    plotter
                   : ce3436
                   : direct
    routing
                  : /dev/vp0
    queue
    raster format : joined
    plotter host : plotter
Parameters:
   Chip
                 - euterpe.22277
                 - /u/geert/chip/proteus/tools/lib/hyperplot/p691.pdf
   PDF file
               - ciftopcell
   Top symbol
   Plot to level - All levels
                 - None
   Window
                 - 2.00
   Text
   Copies
Layers to be processed: ALGN, BUR, NWEL, PWEL, BUCT, EMIT, COLL, BPL1, BACT, NACT
                         PACT, ENH, DEP, PPL1, NPL1, P1SL, DRES, UPL1, SDEC, CTPG
                         M1, V12, M2, V23, M23P, M3, V34, M34P, M4, V45, M5, MS1
                         VS12, MS2, VS23, MS3, GRID, OPTD, SOFA, OBS1, OBS2, OBS3
                         POBS, TEXT, BBOX, F010, F020, F030, F040, F050, F060
                         F070, F080, F090, F100, F110, F120, F130, F140, F150
                         F160, F170, F180, F190, F200, F210, F220, F230, F240
                         F250, F260, F270, F280
Current scaling parameters:
   Plot height will be scaled to plotter maximum.
   Plot will be rotated if necessary.
   Plot will not be mirrored.
Reading layout data from euterpe.22277
Cif Warning: Unsupported user extension (41) ignored
Cif Warning: Unsupported user extension (4R) ignored
hostid set to 0x7140171e
Read finished, tree size: 22832128 bytes, cpu: 00:02:49
Analyzing tree from ciftopcell
Tree analysis finished, cpu: 00:00:25
Creating rasterfile: /n/tmp/plot/hyperplot.raster.22441
black: rasterized 36073352 vectors, 0 trapezoids, 0 rectangles
```

tbr

Sent:

Thursday, September 29, 1994 6:14 PM

To:

'Mark Hofmann'

Subject:

Re: top on godzilla

Follow Up Flag: Follow up

Flag Status:

Red

Mark Hofmann wrote (on Thu Sep 29):

/u/chip/tools/bin/top should do the Right Thing now.

Can you explain the following?

tbr@godzilla ~/euterpe/verilog/bsrc/rg/gards 427 % which top /usr/local/bin/top tbr@godzilla ~/euterpe/verilog/bsrc/rg/gards 428 % printenv PATH /usr/local/pkg/ncd/bin:/n/auspex/s15/tbr/bin:/u/peter/bin/sun4:/u/peter/src/mverify/scripts:.:/usr/ucb:/u/chip/tools/bin:/n/rama/s

Looks like it ought to be seeing the one in /u/chip/tools first, but it's not.

sysadm@gaea on behalf of Guillermo A. Loyola [gmo@microunity.com]

Sent:

Thursday, September 29, 1994 6:16 PM

To:

'euterpe@gaea'

In article <199409292305.QAA15547@aphrodite.microunity.com>, tbr@aphrodite.microunity.com (Tim B. Robinson) writes:

| >

> I therefore propose that we go back to the original (and less

> confusing) definition, with the LTLB match field reading back always

> all 1's and no extra inversions in the GTLB path.

Sounds great, we (software) love your propossal.

|> ... It is the LTLB match field, which in this

You mean mask field, right?

Gmo.

tbr

Sent:

Thursday, September 29, 1994 6:19 PM

To:

'Wayne Freitas'

Subject:

Re: Cerberus questions

Follow Up Flag: Follow up

Flag Status:

Red

Wayne Freitas wrote (on Thu Sep 29):

```
> From tbr@aphrodite Thu Sep 29 09:13:42 1994
> Date: Thu, 29 Sep 1994 09:13:38 -0700
> From: tbr@aphrodite (Tim B. Robinson)
> To: wayne@echidna (Wayne Freitas)
> Subject: Cerberus questions
> Content-Length: 861
>
 Wayne Freitas wrote (on Wed Sep 28):
>
>
     Tim, I attending our on again, off again bring-up meeting with a
>
     couple of the software people and came away with pretty much the same
    action items that I got over 4 months ago.
>
     Are you still planning on having Euterpe support a master/slave mode
     for the Cerberus Bus Interface tool.
> Not suer what you mean here. Euterpe is a master, but all its
```

In what has been referred to as "Serial Mode" on the Cerberus Bus Interface tool I need to control to SC. Is there any change here?

No change in euterpe. I think the issue was that craig would prefer for the clock to always run at nominal rate and for the interface device to insert wait states if it can't keep up. However, this is just an issue of whether we are willing to cut thin internal clock loop for bringup.

> registers are accessible as slaves to any other external master.

- > Can we force Euterpe to fetch from the Cerberus Bus address upon reset
- > by forcing a special register to be set.

> Not directly. Current plan endorsed by sotware folks is to have an > initial ROM for bringup which essentially just branches to an address > in cerberus space. It can then be kept constan while we develop boot

> code from the workstation cerberus slave.

We had talked earlier about being able to set a register in Euterpe which would cause Euterpe to fetch from Cerberus upon completing a reset instead of going out to the EEPROM. This would be accomplished by causing Cerberus to issue reset then going into Euterpe in some specified time period and setting this register. This approach gives

Exhibit C6

us several advantages, first we only dependent on Cerberus lines (SD,SC), vs the EEPROM (Address, data and control) in getting a PCA to work. Second we don't have to program the EEPROM before it's installed onto the PCA, this really becomes a nuisance when we begin doing higher volumes. It means we have to buy a gang programmer and pull the parts from stock, label them put them back in, or arrange/pay our vendor to do the above. Third, if the EEPROM get corrupted we either have to design a fixture to program on the board or remove the component and replace it. I haven't the slightest idea how much of a problem this is to design in, but it really removes a couple of headaches when it come to getting Hestia going in the bring-up and mfg. environment.

Long term though, would you be happy to have to have a Cerberus emulator for every box we want to bring up rather than using a gang programmer?

Sent:

Thursday, September 29, 1994 7:00 PM

To:

'wayne@echidna'

Subject:

Re: Cerberus question

Euterpe has a watchdog timer, which can be set for a very long delay. Cerberus specifies a timeout delay, which is used for discovering whether a Cerberus device exists at a given address; this limits the number of idle cycles between a request and response. A Cerberus transaction can be delayed an arbitrary amount by hanging up the transmission of the final byte of the request, without causing a Cerberus timeout; in this case the bus is not idle (except for a small number of cycles) between request and response.

Craig

Buffalo Chip [chip@gamorra]

Sent:

Thursday, September 29, 1994 7:13 PM

To:

'geert@gamorra'

Subject:

output of euterpe/verilog/bsrc/cj/.checkoutrc

The output from euterpe/verilog/bsrc/cj/.checkoutrc is 144k, so it is not included in this mail message. Instead, check the file

/n/tmp/chiplog/geert.gamorra.1138.euterpe-verilog-bsrc-cj

(which is accessible from all machines). This file will disappear in about 5 days.

By the way, the exit status returned by .checkoutrc was 0.

Sent:

Buffalo Chip [chip@rhea] Thursday, September 29, 1994 7:14 PM

To:

'geert@rhea'

Subject:

pager log message

page from chip to geert:
Release euterpe/verilog/bsrc/cj BOM 57.0 initiated by geert completed @ Thu Sep 29
17:13:02 PDT 1994 with exit status 0.. chip

tbr

Sent:

Thursday, September 29, 1994 10:22 PM

To:

'Geert Rosseel'

Cc:

'agc@ambiorix'; 'dickson@ambiorix'; 'hopper@ambiorix'; 'lisar@ambiorix'; 'mws@ambiorix';

'vanthof@ambiorix'; 'vo@ambiorix'; 'wampler@ambiorix'; 'woody@ambiorix'

Subject:

Top-level route status

Follow Up Flag: Follow up

Flag Status:

Red

Geert Rosseel wrote (on Thu Sep 29):

Hi,

I build a new toplevel of euterpe:

Included: cdio ctio0 ctio1 drio ck cp cj iq hc0 hc1 nb mst mc gf rg + custom blocks

Problems:

- -> gt needs to be rebuild and placement needs to be adjusted. It has not been rebuild in /u/chip since the instance name remapping. I could not include gt
- -> cj has two instances sticking out beyond the 3148 limit for the left edge. I placed them by hand and proceeded to route.

instances are ***I3I4/U7 and ***I3I4/U8 in the middle control section

- -> Routing took 2:50 hours: 998 unrouted wires The xbhrdh24s cells have bad targets. That explains a lot of these unrouted wires.
- -> 24274 paths don't meet timing

This is bad. It's double the number we get in pass 1 on the full top level. Given we should only expect timing trouble on interface nets something has to be wrong. Are you sure the top level was timed with the same cycle time we are using for the sub-blocks.

-> In many double cycle paths, the last hr cell is not part of design yet and topt thinks it's a regular path. This causes a lot of hr cells to grow. For cdio and nb, we'll have to force the output levels.

All the data is in ~geert/chip/euterpe/verilog/bsrc/gards.save. I am making a plot.

Plan for next top-level run:

* fix cj : geert

* fix gt : alan

* strip between d-cache & d-tag : alan

* new cp : rich

* strip between i-cache and i-tag : geert

* build es in /u/chip : rich

* release new hc : alan

* check sr origin and rebuild sr : ???

* add dr : geert

The next top-level run is planned for Friday evening.

Tim B. Robinson [tbr@aphrodite]

Sent:

Thursday, September 29, 1994 10:22 PM

To:

'Geert Rosseel'

Cc:

'agc@ambiorix'; 'dickson@ambiorix'; 'hopper@ambiorix'; 'lisar@ambiorix'; 'mws@ambiorix';

'vanthof@ambiorix'; 'vo@ambiorix'; 'wampler@ambiorix'; 'woody@ambiorix'

Subject:

Top-level route status

Geert Rosseel wrote (on Thu Sep 29):

Hi,

I build a new toplevel of euterpe :

Included: cdio ctio0 ctio1 drio ck cp cj iq hc0 hc1 nb mst mc gf rg + custom blocks

Problems :

- -> gt needs to be rebuild and placement needs to be adjusted. It has not been rebuild in /u/chip since the instance name remapping. I could not include gt
- -> cj has two instances sticking out beyond the 3148 limit for the left edge. I placed them by hand and proceeded to route.

instances are ***I3I4/U7 and ***I3I4/U8 in the middle control section

- -> Routing took 2:50 hours : 998 unrouted wires
 The xbhrdh24s cells have bad targets. That explains a lot of these unrouted wires.
- -> 24274 paths don't meet timing

This is bad. It's double the number we get in pass1 on the full top level. Given we should only expect timing trouble on interface nets something has to be wrong. Are you sure the top level was timed with the same cycle time we are using for the sub-blocks.

-> In many double cycle paths, the last hr cell is not part of design yet and topt thinks it's a regular path. This causes a lot of hr cells to grow.

For cdio and nb, we'll have to force the output levels.

All the data is in ~geert/chip/euterpe/verilog/bsrc/gards.save. I am making a plot.

Plan for next top-level run :

fix cj : geert fix gt : alan strip between d-cache & d-tag : alan : rich strip between i-cache and i-tag : geert build es in /u/chip : rich release new hc : alan check sr origin and rebuild sr : ??? : geert

The next top-level run is planned for Friday evening.

tbr

Sent:

Thursday, September 29, 1994 10:32 PM

To:

'dickson'; 'mws'

Cc:

'craig'

Subject:

forwarded message from Craig Hansen

Follow Up Flag: Follow up

Flag Status:

Red

OK, so what do we need to do to be able to accomplish this?

I assume the intent here is that the start vector is always the same, but that depending on the Cerberus address, some shuffling of Cerberus vs flash address spaces needs to take place. Alternatively, we make the atsrt vector a function of the cerberus address.

Craig, exactly what do you have in mind? Current mapping is as documented in the micro-arch some time back.

Tim

----- Start of forwarded message ------

Return-Path: <craig@mnemosyne>

Received: from approdite.microunity.com by gaea.microunity.com (4.1/muse1.3)

id AA15761; Thu, 29 Sep 94 13:31:23 PDT

Received: from mnemosyne.microunity.com by aphrodite.microunity.com (8.6.4/muse-sw.2)

id NAA15003; Thu, 29 Sep 1994 13:31:19 -0700

Received: from localhost by mnemosyne.microunity.com (8.6.4/muse-sw.2)

id NAA17860; Thu, 29 Sep 1994 13:31:16 -0700

Message-Id: <199409292031.NAA17860@mnemosyne.microunity.com>

From: craig@mnemosyne (Craig Hansen)

To: tbr@aphrodite, wayne@echidna

Cc: graham@echidna, hestia@echidna, jt@echidna, lisar@aphrodite

Subject: Re: FlashPROM Sockets for initial boards

Date: Thu, 29 Sep 1994 13:31:16 -0700

A socket for the EEPROM should not be required. Euterpe must be able to boot from Cerberus directly by configuring the Cerberus address of Euterpe.

Craig

----- End of forwarded message -----

tbr

Sent:

Thursday, September 29, 1994 10:44 PM

To:

'Bob Morgan'

Follow Up Flag: Follow up

Flag Status:

Red

Bob Morgan wrote (on Thu Sep 29):

I just checked in version 1.2 of the MicroArchitecture document. Thanks to all those who gave me comments on version 1.1. I haven't finished incorporating all the comments yet, but we are going to be releasing a new version of the book every week or so, and there have been some significant updates. The major changes are listed in the file changefile.mif.

The Makefile in /euterpe/doc will print out the book (type "gmake book"). If you would like me to give you a hardcopy, or a bound hardcopy, let me know.

Good stuff. Please run me a bound hard copy each time there is a major release.

Thanks

Tim B. Robinson [tbr@aphrodite]

Sent:

Thursday, September 29, 1994 10:46 PM

To:

'gmo@microunity.com'

Cc:

'euterpe@gaea'

Guillermo A. Loyola wrote (on Thu Sep 29):

In article <199409292305.QAA15547@aphrodite.microunity.com>, tbr@aphrodite.microunity.com (Tim B. Robinson) writes:

| >

> I therefore propose that we go back to the original (and less

> confusing) definition, with the LTLB match field reading back always

> all 1's and no extra inversions in the GTLB path.

Sounds great, we (software) love your propossal.

 \mid > ... It is the LTLB match field, which in this

You mean mask field, right?

Oops. Yes.

tbr

Sent:

Thursday, September 29, 1994 10:49 PM

То:

'Mark Hofmann'

Subject:

Re: top on godzilla

Follow Up Flag: Follow up

Flag Status:

Red

Mark Hofmann wrote (on Thu Sep 29):

Tim B. Robinson writes:

Can you explain the following?

tbr@godzilla ~/euterpe/verilog/bsrc/rg/gards 427 % which top /usr/local/bin/top

tbr@godzilla ~/euterpe/verilog/bsrc/rg/gards 428 % printenv PATH

/usr/local/pkg/ncd/bin:/n/auspex/s15/tbr/bin:/u/peter/bin/sun4:/u/peter/src/mverify/scripts:.:/usr/ucb:/u/chip/tools/bin:/n/rar r/bin/sunview1:/ushare/bin:/usr/hosts:/etc:/usr/etc:/a/zycad.5.1a/XPLUS5.1a/bin:/a/zycad.5.1a/XPLUS5.1a/graphics/XPLUS/I usr/vlsi.new/v8r3/bin:/a/octtools:/a/octtools/bin:/n/rama/s6/quad/exec/sun4:/n/iapetus/a/hspice

Looks like it ought to be seeing the one in /u/chip/tools first, but it's not.

Oughter work. Have you rehashed?

No, how stupid. I was about to do it then I figured that since I had not changed the path I didn't need to!.

Works now.

vant [vanthof@hestia]

Sent:

Friday, September 30, 1994 9:33 AM

To:

'Tom Vo'; 'Geert Rosseel'

Cc:

'Dave Van't Hof'; 'Mark Hofmann'; 'Tim B. Robinson'; 'Lisa Robinson'

Subject:

euterpe lvs finished.

The euterpe lvs finished and it's not exactly clean. The good news is there is no power/ground short. The bad news is:

NUMBER OF UN-MATCHED SCHEMATICS DEVICES NUMBER OF UN-MATCHED LAYOUT DEVICES 327 MATCHED SCHEMATICS DEVICES 937387 NUMBER OF DEVICES NUMBER OF MATCHED LAYOUT 937387

There are lots of extra schematic devices, so some block(s) is(are) missing from the layout that are in the schematic. I did notice that there seems to be large numbers of missing VII36 connections in the layout. Is there some block in knobdomain 36 missing?

The output is in

/u/vanthof/compass/mobi/euterpe/euterpe.compare/euterpe.lvs

Let me know if there is anything I can help with.

I've started up a fullchip ISS lvs on euterpe and it's running a lot slower than I thought. I'm working on this. In addition, I ran the IOBYTE through ISS and it's not clean. What's strange is that the calliope0 iobyte is clean.

More later.

Dave

vanthof@microunity.com MicroUnity Systems Engineering, Dave Van't Hof

"What rolls down stairs, alone or in pairs, rolls over the neighbor's dog?

What's great for a snack and fits on your back? It's log, log, log!" LOG from BLAMMO! (tm) All kids love Log! #incluce <std_disclaim.h>

From: Sent:

Geert Rosseel [geert@rhea] Friday, September 30, 1994 9:54 AM 'geert@rhea'

To:

Subject:

pager log, sender copy

page from geert to geert: pageme gmake geert_euterpegards start:Sep_30_06:56 end: Sep_30_07:51 exit

tbr

Sent:

Friday, September 30, 1994 10:37 AM

To:

'vant'

Cc:

'Geert Rosseel'; 'Mark Hofmann'; 'Lisa Robinson'; 'Dave Van't Hof'; 'Tom Vo'

Subject:

euterpe lvs finished.

Follow Up Flag: Follow up

Flag Status:

Red

vant wrote (on Fri Sep 30):

The euterpe lvs finished and it's not exactly clean. The good news is there is no power/ground short. The bad news is:

NUMBER OF UN-MATCHED SCHEMATICS DEVICES = 12023 NUMBER OF UN-MATCHED LAYOUT DEVICES = 327 NUMBER OF MATCHED SCHEMATICS DEVICES = 937387 NUMBER OF MATCHED LAYOUT DEVICES = 937387

There are lots of extra schematic devices, so some block(s) is(are) missing from the layout that are in the schematic. I did notice that there seems to be large numbers of missing VII36 connections in the layout. Is there some block in knobdomain 36 missing?

As far as I can tell 36 is just a regular sofa knob (ie not to a custom block). Maybe something went wrong with the knobmap patching up.

The output is in /u/vanthof/compass/mobi/euterpe/euterpe.compare/euterpe.lvs

Let me know if there is anything I can help with.

I've started up a fullchip ISS lvs on euterpe and it's running a lot slower than I thought. I'm working on this. In addition, I ran the IOBYTE through ISS and it's not clean. What's strange is that the calliope0 iobyte is clean.

Tim B. Robinson [tbr@aphrodite]

Sent:

Friday, September 30, 1994 10:37 AM

To:

'vant'

Cc:

'Geert Rosseel'; 'Mark Hofmann'; 'Lisa Robinson'; 'Dave Van't Hof'; 'Tom Vo'

Subject:

euterpe lvs finished.

vant wrote (on Fri Sep 30):

The euterpe lvs finished and it's not exactly clean. The good news is there is no power/ground short. The bad news is:

NUMBEROFUN-MATCHEDSCHEMATICSDEVICES=12023NUMBEROFUN-MATCHEDLAYOUTDEVICES=327NUMBEROFMATCHEDSCHEMATICSDEVICES=937387NUMBEROFMATCHEDLAYOUTDEVICES=937387

There are lots of extra schematic devices, so some block(s) is(are) missing from the layout that are in the schematic. I did notice that there seems to be large numbers of missing VII36 connections in the layout. Is there some block in knobdomain 36 missing?

As far as I can tell 36 is just a regular sofa knob (ie not to a custom block). Maybe something went wrong with the knobmap patching up.

The output is in /u/vanthof/compass/mobi/euterpe/euterpe.compare/euterpe.lvs

Let me know if there is anything I can help with.

I've started up a fullchip ISS lvs on euterpe and it's running a lot slower than I thought. I'm working on this. In addition, I ran the IOBYTE through ISS and it's not clean. What's strange is that the calliope0 iobyte is clean.

From: Sent:

Tim B. Robinson [tbr@aphrodite] Friday, September 30, 1994 10:50 AM

To:

'euterpe@aphrodite'

Cc:

'tbr@aphrodite'; 'bobm@aphrodite' debugger interrupt support

Subject:

There has been a strong request to be able to cause an event in euterpe from an external Cerberus master to support bringup and debug.

We will implement this using bit 61 of cerberus octlet 6 (defined as the unimplemented self test bit), which assignment has craig's blessing. Setting this bit will result in bit 1 of the event register being set. Acknowledging this event will require rewriting Cerberus octlet 6 to clear the bit there before clearing bit 1 in the event register.

When not required to support debug in this way (ie assuming bit 61 in octlet 6 is always 0), bit 1 of the event register can be used for normal interrupts from Calliope.

tbr

Sent:

Friday, September 30, 1994 10:59 AM

To:

'dickson'; 'agc'; 'woody'

Subject:

interrupts from cerberus

Follow Up Flag: Follow up

Flag Status:

Red

Rich, can you figure out how to do this please? I think all we need is to take bit 61 from octlet 6 and or it into bit 1 of the forceval input to sr. You may need a synchronizer. I would also like this to get ored with the extra padring input alan defined ot allow us to get interrupts from an external PCMCIA adapter chip if we ever neeeded to. Again it seems like a simple OR function on the cmos side could do this. (Jay, we need to be sure the main board netlist has that pin strapped to the inactive state.)

There has been a strong request to be able to cause an event in euterpe from an external Cerberus master to support bringup and debug. We will implement this using bit 61 of cerberus octlet 6 (defined as the unimplemented self test bit), which assignment has craig's blessing. Setting this bit will result in bit 1 of the event register being set. Acknowledging this event will require rewriting Cerberus octlet 6 to clear the bit there before clearing bit 1 in the event register.

When not required to support debug in this way (ie assuming bit 61 in octlet 6 is always 0), bit 1 of the event register can be used for normal interrupts from Calliope.

From: Sent:

To:

sysadm@gaea on behalf of Jeff Marr [jeffm@microunity.com]

Friday, September 30, 1994 11:06 AM

'euterpe@gaea'

In article <199409292305.QAA15547@aphrodite.microunity.com>, tbr@aphrodite.microunity.com (Tim B. Robinson) writes:

> We have run into a problem with the GTLB mask field. When the LTLB > was changed to implement only the XOR field, craig wanted the sense > of the mask field inverting so that the LTLB mask would be read only > with a value of 0 rather than all 1's. To be consistent with this, > the GTLB definition was to be changed too, with the thinking being > that all we had to do was reverse the sense of the data going in and > out via the CMOS read/write ports. However, the GTLB physical array > uses the same I/O pins for the mask and match arrays, efectively selecting between them with an additional address bit. So we cannot > invert one without inverting the other unless we add more logic which > we can ill afford in order to invert the data selectively. I therefore propose that we go back to the original (and less > confusing) definition, with the LTLB match field reading back always > all 1's and no extra inversions in the GTLB path. I think this can > still be justified as consistent with the general definition of > reserved fields always reading zero, because this is not really a > reserved fieled. It is the LTLB match field, which in this implementation happens to have a reserved *value* of all 1's which you can't change. Comments please - and remember atoms are at stake! > Tim

This is good for verification. Less confusing makes test writing and debug simpler, plus, to a slight degree, this simplifies the mask generation code in the tests written in assembly.

Jeff "Won't you be my 'lectronic neighbor?" Marr

From: Sent: Jay Tomlinson [woody@melpomene] Friday, September 30, 1994 11:09 AM

To:

'Jeff Marr'

Cc:

'gmo@melpomene'; 'euterpe@melpomene'

Subject:

illegal address exceptions

```
Jeff Marr wrote (on Fri Sep 30):
    Jay Tomlinson writes:
    > Jeff,
    *
    You asked me earlier about illegal address exceptions. I looked at the code to
    be sure and as I suspected, this type exception will not prevent a register file
    write and it will not inhibit an NB request.
    The cases covered are:
    > 680..0 - 7f..f (between cerberus and on-chip)
    > pa[63:48] ~= 0
    > pa[47] & not (one of the on-chip resources listed in the memory map)
    Let me know if you need more information.
    >
    Jay
    What is going to happen when the NB request completes? What are the side affects?

Thanx,
    jeffm
```

The NB request won't complete, because as far as I know these illegal address are not recognized by any of the NB peripherals. This means that there is now 1 less NB entry available.

The assumption here is that a reset must be done after this exception. This is

intended as a debug aid. That is what gmo said when he request that we change this from a machine check to an exception. This change was request made so that SW could find the problem by looking at the exception information.

Jay

tbr

Sent:

Friday, September 30, 1994 11:15 AM

To:

'Jay Tomlinson'

Cc:

'euterpe@meipomene'; 'gmo@melpomene'; 'Jeff Marr'

Subject:

illegal address exceptions

Follow Up Flag: Follow up

Flag Status:

Red

Jay Tomlinson wrote (on Fri Sep 30):

Jeff Marr wrote (on Fri Sep 30):

Jay Tomlinson writes:

> Jeff,

>

> You asked me earlier about illegal address exceptions. I looked at the code to

> be sure and as I suspected, this type exception will not prevent a register file

> write and it will not inhibit an NB request.

> The cases covered are:

> 680..0 - 7f..f (between cerberus and on-chip)

 $> pa[63:48] \sim = 0$

> pa[47] & not (one of the on-chip resources listed in the memory map)

>

> Let me know if you need more information.

>

> Jay

What is going to happen when the NB request completes? What are the side affects?

Thanx,

jeffm

The NB request won't complete, because as far as I know these illegal address are not recognized by any of the NB peripherals. This means that there is now I less NB entry available.

The assumption here is that a reset must be done after this exception. This is intended as a debug aid. That is what gmo said when he request that we change this from a machine check to an exception. This change was request made so that SW could find the problem by looking at the exception information.

Whoa! If we need a rest to fix this up then it should be a machine check not an exception. If it's going to be an exception then we need to do it right.

Tim B. Robinson [tbr@aphrodite] From: Friday, September 30, 1994 11:15 AM Sent: To: 'Jay Tomlinson' 'euterpe@melpomene'; 'gmo@melpomene'; 'Jeff Marr' Cc: illegal address exceptions Subject: Jay Tomlinson wrote (on Fri Sep 30): Jeff Marr wrote (on Fri Sep 30): Jay Tomlinson writes: > Jeff, > You asked me earlier about illegal address exceptions. I looked at the code to > be sure and as I suspected, this type exception will not prevent a register file > write and it will not inhibit an NB request. > The cases covered are: > 680..0 - 7f..f (between cerberus and on-chip) $> pa[63:48] \sim = 0$ > pa[47] & not (one of the on-chip resources listed in the memory map) > Let me know if you need more information.

Thanx,

affects?

jeffm

The NB request won't complete, because as far as I know these illegal address are not recognized by any of the NB peripherals. This means that there is now 1 less NB entry available.

What is going to happen when the NB request completes? What are the side

The assumption here is that a reset must be done after this exception. This is

intended as a debug aid. That is what gmo said when he request that we change this from a machine check to an exception. This change was request made so that SW could find the problem by looking at the exception information.

Whoa! If we need a rest to fix this up then it should be a machine check not an exception. If it's going to be an exception then we need to do it right.

Sent:

Geert Rosseel [geert@rhea] Friday, September 30, 1994 11:19 AM 'geert@rhea'

To:

Subject:

pager log message

page from geert to geert:
pageme gmake geert_euterpegards start:Sep_30_07:57 end: Sep_30_09:16 exit

Alan Corry [agc@luckboy]

Sent:

Friday, September 30, 1994 11:20 AM

To:

'Dave Van't Hof

Cc:

'Geert Rosseel'

Subject:

output of euterpe/verilog/bsrc/dr/.checkoutrc (fwd)

Can you look into this ? TOPT stopped the run with an Exit Code 3, "invalid input data "

Forwarded message:

- > From chip@gamorra Fri Sep 30 09:14:56 1994
- > Date: Fri, 30 Sep 1994 09:14:56 -0700
- > From: chip@gamorra (Buffalo Chip)
- > Message-Id: <199409301614.JAA02543@gamorra.microunity.com>
- > To: agc@gamorra
- > Subject: output of euterpe/verilog/bsrc/dr/.checkoutrc
- > The output from euterpe/verilog/bsrc/dr/.checkoutrc is 392k, so it is not included
- > in this mail message. Instead, check the file
- > /n/tmp/chiplog/agc.gamorra.26337.euterpe-verilog-bsrc-dr
- > (which is accessible from all machines). This file will disappear in
- > about 5 days.
- > By the way, the exit status returned by .checkoutrc was 1.

Exhibit C6

From: Sent:

sysadm@gaea on behalf of Jeff Marr [jeffm@microunity.com]

Friday, September 30, 1994 11:30 AM

To: 'euterpe@gaea'

In article <199409292305.QAA15547@aphrodite.microunity.com>, tbr@aphrodite.microunity.com (Tim B. Robinson) writes:

> We have run into a problem with the GTLB mask field. When the LTLB > was changed to implement only the XOR field, craig wanted the sense > of the mask field inverting so that the LTLB mask would be read only > with a value of 0 rather than all 1's. To be consistent with this, > the GTLB definition was to be changed too, with the thinking being > that all we had to do was reverse the sense of the data going in and > out via the CMOS read/write ports. However, the GTLB physical array > uses the same I/O pins for the mask and match arrays, efectively selecting between them with an additional address bit. So we cannot > invert one without inverting the other unless we add more logic which > we can ill afford in order to invert the data selectively. > I therefore propose that we go back to the original (and less > confusing) definition, with the LTLB match field reading back always > all 1's and no extra inversions in the GTLB path. I think this can > still be justified as consistent with the general definition of > reserved fields always reading zero, because this is not really a > reserved fieled. It is the LTLB match field, which in this implementation happens to have a reserved *value* of all 1's which > you can't change. Comments please - and remember atoms are at stake! > Tim

This is good for verification, since it is more straightforward - which should reduce the number of bugs in the tests, and make debug easier. It also results in a slight reduction in the number of instructions needed to build up the

masks.

Jeff "Won't you be my 'lectronic neighbor?" Marr

vant [vanthof@hestia]

Sent:

Friday, September 30, 1994 11:32 AM

To:

'Alan Corry'

Cc:

'vanthof@luckboy'; 'geert@luckboy'

Subject:

Re: output of euterpe/verilog/bsrc/dr/.checkoutrc (fwd)

Alan Corry writes:

>Can you look into this ? TOPT stopped the run with an Exit Code 3, "invalid >input data "

There are no intrinsic delays for the new large xor gates and topt doesn't like that. For example:

IntrinsicDelayByName: ERROR! cell xbor6df32s missing intrinsic flipflop delay entries for fanin 16

which gives the Exit code of 3.

The timing numbers need to be updated...

Thanks,

Dave

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering, Inc. "What rolls down stairs, alone or in pairs, rolls over the neighbor's dog?

What's great for a snack and fits on your back? It's log, log, log!" LOG from BLAMMO! (tm) All kids love Log! #incluce <std disclaim.h>

Sent:

Buffalo Chip [chip@rhea] Friday, September 30, 1994 11:47 AM 'geert@rhea'

To:

Subject:

pager log message

page from chip to geert:

Release euterpe/verilog/bsrc/nb BOM 58.0 initiated by agc completed @ Fri Sep 30 09:45:29

PDT 1994 with exit status 1.. chip

lisa

Sent:

Friday, September 30, 1994 12:55 PM

To:

'software-checkins-dist'

Subject:

gnu-tools/sim/terp trace_types.h

Update of /p/cvsroot/gnu-tools/sim/terp In directory calliope:/N/hyperion/root/s1/lisa/gnu-tools/sim/terp

Modified Files:

trace_types.h

Log Message:

Added another trace type: stalls-with-an-address.

lisa

Sent:

Friday, September 30, 1994 1:07 PM

To:

'software-checkins-dist'

Subject:

gnu-tools/include/opcode terp.h

Update of /p/cvsroot/gnu-tools/include/opcode
In directory calliope:/N/hyperion/root/s1/lisa/gnu-tools/include/opcode

Modified Files:

terp.h

Log Message:

- Added new instruction class IC_SWAP (for cas, mas, etc.).
- Removed some unused instruction types.

Sent:

Friday, September 30, 1994 1:09 PM

To:

'software-checkins-dist'

Subject:

gnu-tools/opcodes terp-opc.c

Update of /p/cvsroot/gnu-tools/opcodes In directory calliope:/N/hyperion/root/s1/lisa/gnu-tools/opcodes

Modified Files:

terp-opc.c

Log Message:

Re-classified the swap instructions (cas, mas, etc.).

Sent:

Friday, September 30, 1994 1:10 PM

To:

'software-checkins-dist'

Subject:

gnu-tools/sim/terp terp.h

Update of /p/cvsroot/gnu-tools/sim/terp In directory calliope:/N/hyperion/root/s1/lisa/gnu-tools/sim/terp

Modified Files:

terp.h

Log Message:

- Added some major-to-minor and vice-versa macros.
- Define a generic HICCUP here (9 major cycles).

Sent:

Friday, September 30, 1994 1:11 PM

To:

'software-checkins-dist'

Subject:

gnu-tools/sim/terp decode.c

Update of /p/cvsroot/gnu-tools/sim/terp In directory calliope:/N/hyperion/root/s1/lisa/gnu-tools/sim/terp

Modified Files:

decode.c

Log Message:

Removed instruction types no longer used (previous only for swap insns).

Sent:

Friday, September 30, 1994 1:11 PM

To:

'software-checkins-dist'

Subject:

gnu-tools/sim/terp execute.h

Update of /p/cvsroot/gnu-tools/sim/terp In directory calliope:/N/hyperion/root/s1/lisa/gnu-tools/sim/terp

Modified Files:

execute.h

Log Message:

Define STORE_DATA, etc., macros here (rather than in load_store.c).

lisa

Sent:

Friday, September 30, 1994 1:13 PM

To:

'software-checkins-dist'

Subject:

gnu-tools/sim/terp load_store.c

Update of /p/cvsroot/gnu-tools/sim/terp In directory calliope:/N/hyperion/root/s1/lisa/gnu-tools/sim/terp

Modified Files:

load_store.c

Log Message:

Clean-up and simplify the swap instructions.

Sent:

Friday, September 30, 1994 1:14 PM

To:

'software-checkins-dist'

Subject:

gnu-tools/sim/terp cycles.h

Update of /p/cvsroot/gnu-tools/sim/terp In directory calliope:/N/hyperion/root/s1/lisa/gnu-tools/sim/terp

Modified Files:

cycles.h

Log Message:

Added new stall type (HSTALL for store-to-load hazards). Added new trace record macro for stalls-with-address.

Sent:

Friday, September 30, 1994 1:14 PM

To:

'software-checkins-dist'

Subject:

gnu-tools/sim/terp events.c

Update of /p/cvsroot/gnu-tools/sim/terp
In directory calliope:/N/hyperion/root/sl/lisa/gnu-tools/sim/terp

Modified Files:

events.c

Log Message:

Can now use HICCUP rather than hardwired 9.

lisa

Sent:

Friday, September 30, 1994 1:15 PM

To:

'software-checkins-dist'

Subject:

gnu-tools/sim/terp cycles.c

Update of /p/cvsroot/gnu-tools/sim/terp
In directory calliope:/N/hyperion/root/s1/lisa/gnu-tools/sim/terp

Modified Files:

cycles.c

Log Message:

New instruction class IC_SWAP (aka 'w').

Sent:

Friday, September 30, 1994 1:15 PM

To:

'software-checkins-dist'

Subject:

gnu-tools/sim/terp memory.h

Update of /p/cvsroot/gnu-tools/sim/terp In directory calliope:/N/hyperion/root/s1/lisa/gnu-tools/sim/terp

Modified Files:

memory.h

Log Message:

Implementation of sram hazard detection.

lisa

Sent:

Friday, September 30, 1994 1:17 PM

To:

'software-checkins-dist'

Subject:

gnu-tools/sim/terp execloop.c

Update of /p/cvsroot/gnu-tools/sim/terp
In directory calliope:/N/hyperion/root/s1/lisa/gnu-tools/sim/terp

Modified Files:

execloop.c

Log Message:

- In data_access_cache(): record store's and check for hazardous loads.

- Handle the store-data register dependencies of instructions of class IC_SWAP similarly to those of IC_STORE.

Sent:

Friday, September 30, 1994 1:18 PM

To:

'software-checkins-dist'

Subject:

gnu-tools/sim/terp memory.c

Update of /p/cvsroot/gnu-tools/sim/terp
In directory calliope:/N/hyperion/root/s1/lisa/gnu-tools/sim/terp

Modified Files:

memory.c

Log Message:

- Implementation of sram hazard detection.
- NB_HICCUP definition removed; changed all NB_HICCUPs to HICCUPs.

vant [vanthof@hestia]

Sent:

Friday, September 30, 1994 1:19 PM

To:

'Tom Vo'; 'Geert Rosseel'

Cc:

'Dave Van't Hof'; 'Mark Hofmann'; 'Tim B. Robinson'; 'Lisa Robinson'

Subject:

lvs mismatches in xbc01df4s?

Hi, I believe I've found one reason why the fullchip euterpe lvs didn't work. The XBC01DF4S cell does not pass LVS. There are several devices missing from the layout:

NUMBER OF UN-MATCHED SCHEMATICSDEVICES=5NUMBER OF UN-MATCHED LAYOUTDEVICES=2NUMBER OF MATCHED SCHEMATICSDEVICES=1NUMBER OF MATCHED LAYOUTDEVICES=1

I heard hallway talk about the CO1 cells being regenerated, is this one of

the repercussions? I guess the leaf cells need to be regenerated? Until they are, there is not a very good reason for running fullchip lvs's.

Thanks,

Dave

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,

"What rolls down stairs, alone or in pairs, rolls over the neighbor's dog?

What's great for a snack and fits on your back? It's log, log! "LOG from BLAMMO! (tm) All kids love Log! #incluce <std_disclaim.h>

Sent:

Friday, September 30, 1994 1:19 PM

To:

'software-checkins-dist'

Subject:

gnu-tools/sim/terp stats.c

Update of /p/cvsroot/gnu-tools/sim/terp
In directory calliope:/N/hyperion/root/s1/lisa/gnu-tools/sim/terp

Modified Files:

stats.c

Log Message:

- Print stalls due to store-to-load hazard hiccups.
- Print statistics of sram hazard detection at the various granularities.

```
Friday, September 30, 1994 2:29 PM
Sent:
To:
                      'geert@ghidra'
Subject:
                      output of euterpe/verilog/bsrc/ctio/.checkoutrc
Fri Sep 30 12:25:04 PDT 1994 (geert Fri, 30 Sep 1994 12:24:41 -0700)
euterpe/verilog/bsrc/ctio
   [Release BOM (V18.0) in euterpe/verilog/bsrc/ctio (Fri Sep 30 12:25:04 PDT 1994)]
                                                                      BOM 18.0
         euterpe/verilog/bsrc/ctio
Dir
7.3
          ,checkoutrc
         Makefile
1.8
10.2
         clean-request
1.3
         ctio.V
         ctio.ut
3.1
         ctio1 control.pim
11.2
(11.1)
3.1
         ctiotester.V
         ctiotester.h
3.1
1.2
         ctrasel.pla
3.1
         ctwasel.pla
3.1
         ctwe.Veqn
9.3
         genpim0.pl
9.3
         genpim1.pl
13.5
         genptab.pl
                                                                          (5.7)
5.8
         pimlib.pl
===> running euterpe/verilog/bsrc/ctio/.checkoutrc (Fri Sep 30 12:25:13 PDT 1994) <===
gmake: `clean' is up to date.
cat: write error: No space left on device
 ** SLNET 1.037 ** SL_NET V1.000 -- Netlist Manipulator Copyright (c) 1993,1994 SILVAR-
LISCO. All rights reserved.
Design: ctio0-pass1 Started at: 94/09/30 12:28:53
 Loading file "ctio0-pass1.sdl".
    [XBFFDF6S]
    [XBFFBDH12S]
    [XBFFDH4S]
    [XBFFDH2S]
    [XBFFDF4S]
    [XBFFBDF6S]
    [XBORFF2DF4S]
    [XBORFFB2DH12S]
    [XBORFF2DH4S]
    [XBMUXFF3DH24S]
    [XBMUXFF2DF24S]
    [XBMUXFF2DH4S]
    [XBOR2DF24S]
    [XBOR3DF24S]
    [XBORFF3DF8S]
    [XBORFF4DF24S]
    [CGCLOCKBIAS]
    [CTIO]
** Warning: No nets connected to component CGCLOCKBIAS.
Translating...
[XBFFDF6S]
[XBFFBDH12S]
[XBFFDH4S]
[XBFFDH2S]
[XBFFDF4S]
[XBFFBDF6S]
[XBORFF2DF4S]
```

Buffalo Chip [chip@ghidra]

From:

```
[XBORFFB2DH12S]
[XBORFF2DH4S]
[XBMUXFF3DH24S]
[XBMUXFF2DH4S]
[XBOR2DF24S]
[XBOR3DF24S]
[XBOR5F3DF8S]
[XBORFF3DF8S]
[CGCLOCKBIAS]
[CTIO]

Netlist Info:
```

Number of logic types : 17
Number of nets : 704
Number of components : 180
Number of component pins : 2078
Number of pins/comp : 11.544444
Number of nets/comp : 3.911111

Size estimation :

size	TYPE	ł	# inst	1	size/inst		total
+	XBORFF3DF8S	 I	-	- -	1	 [8
	XBFFBDF6S	1	1	ł	1		1
1	XBFFDF6S	ļ	1	١	1		1
·	XBORFFB2DH12S	I	2	1	1	}	2
¦ 1	XBMUXFF2DH4S		64	I	1		64
<u> </u>	XBFFDF4S	l	7		1		7
; I	XBMUXFF3DH24S	1	16	ľ	1		16
<u> </u>	CGCLOCKBIAS	I	1	1	1		1
; I	XBOR3DF24S	I	1	1	1	1	1
;	XBMUXFF2DF24S	I	64		1		64
<u> </u>	XBORFF4DF24S	I	1	-	1	1	1
<u>'</u>	XBOR2DF24S	1	4		1		4
<u>'</u>	XBORFF2DF4S		1		1		1
<u> </u>	XBORFF2DH4S	1	4		1		4
	XBFFBDH12S	J	2		1	Ì	2
<u> </u>	XBFFDH4S	ļ	2	}	1		2
' I	XBFFDH2S	!	1		1		1
+							+
$\frac{1}{1}$	TOTAL	1	180		1		180

```
Warning: No "SL_SIZE" attributes found on the cells!
          Default size (1) was used for all cells.
          To change this default add an attribute "SL_SIZE" to the cells.
Requires a minimum license of gardsfel_3 or gardsl_3 .
Applicable licenses available at your installation :
                        gardsconfig_3
Checked out one user token of a gardsconfig_3 license.
gmake[2]: *** [gards/ctio0-passl.pcomp.lis] Error 1
gmake[1]: *** [ctio0-base.short.nets] Error 1
gmake: *** [ctio0gards] Error 1
# turn off pgroute
  -f gards/nopgroute ] || touch gards/nopgroute # # use padtiles # [ -f gards/usepadtiles
  || touch gards/usepadtiles # # use pifpack # [ -f gards/usepifpack ] || touch
gards/usepifpack # # insert an instance of the clock tree # [ -f gards/addclock ] || touch
gards/addclock # # disable old dcell placement obstruction # [ -f gards/noobs ] | touch
gards/noobs # # now do it . . .
gmake GARDS_DISPLAY=clio:0.0 gards/ctio0-iter
gmake[1]: Entering directory
 /N/auspex/root/s10/chip/euterpe/verilog/bsrc/ctio'
cat /n/auspex/s10/chip/euterpe/proteus/verilog/dxlib/xlib.config
/n/auspex/s10/chip/euterpe/proteus/verilog/dclib/clib.config
/n/auspex/s10/chip/euterpe/proteus/verilog/delib/elib.config > gards/ctio0.v2e.config # #
Take a snooze to make sure vfiles looks older than the .v2e file # when they are on
different NFS file systems # sleep 60 CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/bin/v2e -host ghidra -f vfiles -o gards/ctio0.v2e -c
gards/ctio0.v2e.config -l gards/ctio0.v2e.log -y
/n/auspex/s10/chip/euterpe/proteus/verilog/mlib +libext+.v -y
/n/auspex/s10/chip/euterpe/proteus/verilog/dxlib -y
/n/auspex/s10/chip/euterpe/proteus/verilog/dclib -y
/n/auspex/s10/chip/euterpe/proteus/verilog/delib
V2E 1.0a
          Sep 30, 1994 12:26:25
  * Copyright Cadence Design Systems Inc.
                                              1990.
       All Rights Reserved.
                                   Licensed Software.
  * Confidential and proprietary information which is the *
        property of Cadence Design Systems Inc.
Compiling source file "ctio.v"
Compiling source file "ctrasel.v"
Compiling source file "ctwasel.v"
Compiling source file "ctwe.v"
Scanning library directory
"/n/auspex/s10/chip/euterpe/proteus/verilog/mlib"
Scanning library directory
"/n/auspex/s10/chip/euterpe/proteus/verilog/dxlib"
Warning! library directory
"/n/auspex/s10/chip/euterpe/proteus/verilog/dclib" was specified but not needed.
Warning! library directory
"/n/auspex/s10/chip/euterpe/proteus/verilog/delib" was specified but not needed.
Highest level modules:
ctio
Reading configuration file gards/ctio0.v2e.config ....
Processing configuration file ....
Translating Verilog source ....
Writing output to gards/ctio0.v2e ....
0 warnings
             0 errors
End of V2E 1.0a
                  Sep 30, 1994 12:26:37
CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/bin/emerge -f -R -p gards/ctio0.emerge.tab -e
```

gards/ctio0.v2e -o gards/ctio0.edif -O gards/ctio0.emerge.log -I ../cg/cgclockbias.v2e

```
Running emerge compiled on Thu Sep 29 19:59:36 GMT 1994
    Consuming edif file gards/ctio0.v2e
      Found edif structure: CTIO0_46_V2E
    Flattening edif;
      flattened 181 instances;
                                   created 32 nets in CTIO0_46_V2E
    Reading Edif file for instance placement: ../cg/cgclockblas.v2e
    Consuming power table information file gards/ctio0.emerge.tab
      Performing Edif Transformations...
Warning! Port phi_A2P already top level.
Warning! Port phi B2P already top level.
    Disgorging edif file gards/ctio0.edif
      Writing edif structure: gards_47_ctio0_46_edif Memory usage: 1.629MB
/usr/local/bin/perl genpim0.pl > pim.tmp mv pim.tmp gards/ctio0-pass1.pim # # Get an
initial sdl file. A manhattan approximation will be used # gmake GARDS_DISPLAY=clio:0.0
CYCLETIME=895 gards/ctio0-pass2.sdl
gmake[2]: Entering directory
 /N/auspex/root/s10/chip/euterpe/verilog/bsrc/ctio'
CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/bin/topt -p
/n/auspex/s10/chip/euterpe/proteus/misc/power.tab -p gards/ctio0.power.tab.local \
      -h /n/auspex/s10/chip/euterpe/proteus/leafgen/dcload/dcload.lib -h
/n/auspex/s10/chip/euterpe/proteus/exlax/dcload/dcload.lib -h
/n/auspex/s10/chip/euterpe/proteus/custom/dcload/dcload.lib \
      -g /n/auspex/s10/chip/euterpe/proteus/leafgen/toptList -g
/n/auspex/s10/chip/euterpe/proteus/exlax/toptList -g
/n/auspex/s10/chip/euterpe/proteus/custom/toptList
      -A /n/auspex/s10/chip/euterpe/proteus/leafgen/caps/cap.lib -A
/n/auspex/s10/chip/euterpe/proteus/exlax/caps/cap.lib -A
/n/auspex/s10/chip/euterpe/proteus/custom/caps/cap.lib \
      -H /n/auspex/s10/chip/euterpe/proteus/leafgen/time/tim.lib -H
/n/auspex/s10/chip/euterpe/proteus/custom/time/tim.lib -H
/n/auspex/s10/chip/euterpe/proteus/exlax/time/tim.lib \
      -e gards/ctio0.edif \
      -k gards/ctio0-pass1.strength \
      -B gards/ctio0-pass1.sdl \
      -s gards/ctio0-passl.stat \
      -O gards/ctio0-pass1.topt.log \
      -z 2 -M mobimos -R -t 50 -b 10 -a 24 -0 -F
Running topt (Timing OPTimizer) compiled on Thu Sep 29 23:13:10 GMT 1994
Processing a: Mobimos, Flop/Latch design
    Consuming edif file gards/ctio0.edif
      Found edif structure: gards 47 ctio0 46 edif
    Flattening edif;
      CTIO already flat.
      found 182 instances;
                              found 730 nets in gards_47_ctio0_46_edif
    Consuming power table information file
/n/auspex/s10/chip/euterpe/proteus/misc/power.tab
    Consuming power table information file gards/ctio0.power.tab.local
      Reading Stats file
/n/auspex/s10/chip/euterpe/proteus/leafgen/stats.ecl
      Reading Stats file
/n/auspex/s10/chip/euterpe/proteus/leafgen/stats.cmos
      Reading Stats file /n/auspex/s10/chip/euterpe/proteus/exlax/stats.ea
      Reading Stats file
/n/auspex/s10/chip/euterpe/proteus/custom/stats.ecl
      Reading Legal Cell List file
/n/auspex/s10/chip/euterpe/proteus/leafgen/toptList
      Reading Legal Cell List file
/n/auspex/s10/chip/euterpe/proteus/exlax/toptList
      Reading Legal Cell List file
/n/auspex/s10/chip/euterpe/proteus/custom/toptList
      Performing Edif Transformations...
```

```
Reading DC Loads file
/n/auspex/s10/chip/euterpe/proteus/leafgen/dcload/dcload.lib
      Reading DC Loads file
/n/auspex/s10/chip/euterpe/proteus/exlax/dcload/dcload.lib
      Reading DC Loads file
/n/auspex/s10/chip/euterpe/proteus/custom/dcload/dcload.lib
      Reading pin cap values from
/n/auspex/s10/chip/euterpe/proteus/leafgen/caps/cap.lib
      Reading pin cap values from
/n/auspex/s10/chip/euterpe/proteus/exlax/caps/cap.lib
      Reading pin cap values from
/n/auspex/s10/chip/euterpe/proteus/custom/caps/cap.lib
    Status information in gards/ctio0-pass1.stat Warning! Cell cgclockbias not on legal
cell list.
      Any gate in it's path is not AC power optimized
      No swing calculations will be performed
    Pruning flattened network of unused instances... 2 pruned in 2
    Checking/Setting swing values...
      Reading Cap/Delay table file
/n/auspex/s10/chip/euterpe/proteus/leafgen/time/tim.lib
      Reading Cap/Delay table file
/n/auspex/s10/chip/euterpe/proteus/custom/time/tim.lib
Warning! Cell cache at line 4 is not in legal cell list Warning! Cell cahalf at line 10
is not in legal cell list Warning! Cell cr at line 13 is not in legal cell list Warning!
Cell ctag at line 20 is not in legal cell list Warning! Cell gtlb at line 23 is not in
legal cell list Warning! Cell sccgbfr0 at line 52 is not in legal cell list Warning!
Cell sccgdr at line 94 is not in legal cell list
      Reading Cap/Delay table file
/n/auspex/s10/chip/euterpe/proteus/exlax/time/tim.lib
    Connecting floating differential inputs to net vref 0ph...
      Connected 0 inputs to net vref 0ph...
    DC Load checks only for cell(s):
      eawwlvref56s7x4a eawwlvref20s10x1a eawwlvref16s2x4a xbc0ldf32s
      xbc0ldf24s xbc0ldf16s xbc0ldf12s xbc0ldf8s xbc0ldf6s xbc0ldf4s
      xbc01df2s xbc01 xbcmos2ecldf16s xbcmos2ecldf12s xbcmos2ecldf8s
      xbcmos2ecldf4s xbcmos2ecldf2s xbcmos2ecl
    Force swing levels for inst(s):
      ctwe/UCTweB7/u0;(df) ctwe/UCTweB6/u0;(df) ctwe/UCTweB5/u0;(df)
ctwe/UCTweB4/u0; (df)
      ctwe/UCTweB3/u0;(df) ctwe/UCTweB2/u0;(df) ctwe/UCTweB1/u0;(df)
ctwe/UCTweB0/u0; (df)
      muxff2 32dinhi/u0;(df) muxff2 32dinhi/u1;(df)
muxff2 32dinhi/u2;(df)
      muxff2 32dinhi/u3;(df) muxff2 32dinhi/u4;(df)
muxff2 32dinhi/u5;(df)
      muxff2_32dinhi/u6;(df) muxff2_32dinhi/u7;(df)
muxff2_32dinhi/u8;(df)
      muxff2 32dinhi/u9;(df) muxff2_32dinhi/u10;(df)
muxff2 32dinhi/u11;(df)
      muxff2 32dinhi/u12;(df) muxff2_32dinhi/u13;(df)
muxff2 32dinhi/u14;(df)
      muxff2_32dinhi/u15;(df) muxff2_32dinhi/u16;(df)
muxff2 32dinhi/u17;(df)
      muxff2 32dinhi/u18;(df) muxff2 32dinhi/u19;(df)
muxff2 32dinhi/u20;(df)
      muxff2 32dinhi/u21;(df) muxff2 32dinhi/u22;(df)
muxff2_32dinhi/u23;(df)
      muxff2_32dinhi/u24;(df) muxff2_32dinhi/u25;(df)
muxff2 32dinhi/u26; (df)
      muxff2 32dinhi/u27;(df) muxff2_32dinhi/u28;(df)
muxff2_32dinhi/u29;(df)
     muxff2 32dinhi/u30;(df) muxff2_32dinhi/u31;(df)
muxff2_32din\overline{1}o/u0;(df)
```

muxff2 32dinlo/ul;(df) muxff2_32dinlo/u2;(df)

```
muxff2 32dinlo/u3;(df)
      muxff2_32dinlo/u4;(df) muxff2_32dinlo/u5;(df)
muxff2 32dinlo/u6;(df)
      muxff2 32dinlo/u7; (df) muxff2 32dinlo/u8; (df)
muxff2 32dinlo/u9; (df)
      muxff2_32dinlo/u10;(df) muxff2_32dinlo/u11;(df)
muxff2 32dinlo/ul2;(df)
      muxff2_32dinlo/u13;(df) muxff2_32dinlo/u14;(df)
muxff2_32dinlo/u15;(df)
      muxff2 32dinlo/u16;(df) muxff2 32dinlo/u17;(df)
muxff2 32dinlo/u18; (df)
      muxff2_32dinlo/u19;(df) muxff2 32dinlo/u20;(df)
muxff2_32dinlo/u21;(df)
      muxff2_32dinlo/u22;(df) muxff2_32dinlo/u23;(df)
muxff2_32dinlo/u24;(df)
      muxff2_32dinlo/u25;(df) muxff2_32dinlo/u26;(df)
muxff2 32dinlo/u27;(df)
      muxff2 32dinlo/u28;(df) muxff2 32dinlo/u29;(df)
muxff2_32dinlo/u30; (df)
      muxff2_32dinlo/u31; (df) muxff2_32douthi/u0; (dh)
muxff2 32douthi/u1; (dh)
      muxff2 32douthi/u2;(dh) muxff2 32douthi/u3;(dh)
muxff2 32douthi/u4; (dh)
      muxff2 32douthi/u5;(dh) muxff2_32douthi/u6;(dh)
muxff2_32douthi/u7;(dh)
      muxff2_32douthi/u8;(dh) muxff2_32douthi/u9;(dh)
muxff2 32douthi/u10; (dh)
      muxff2 32douthi/ull;(dh) muxff2 32douthi/ul2;(dh)
muxff2 32douthi/u13;(dh)
      muxff2 32douthi/u14;(dh) muxff2 32douthi/u15;(dh)
muxff2_32douthi/u16;(dh)
      muxff2 32douthi/u17; (dh) muxff2_32douthi/u18; (dh)
muxff2 32douthi/u19; (dh)
      muxff2 32douthi/u20;(dh) muxff2 32douthi/u21;(dh)
muxff2 32douthi/u22; (dh)
      muxff2 32douthi/u23; (dh) muxff2 32douthi/u24; (dh)
muxff2_32douthi/u25; (dh)
      muxff2 32douthi/u26; (dh) muxff2 32douthi/u27; (dh)
muxff2 32douthi/u28; (dh)
      muxff2_32douthi/u29;(dh) muxff2_32douthi/u30;(dh)
muxff2 32douthi/u31;(dh)
      muxff2 32doutlo/u0;(dh) muxff2 32doutlo/u1;(dh)
muxff2_32doutlo/u2;(dh)
      muxff2 32doutlo/u3;(dh) muxff2 32doutlo/u4;(dh)
muxff2 32doutlo/u5; (dh)
      muxff2 32doutlo/u6;(dh) muxff2 32doutlo/u7;(dh)
muxff2_32doutlo/u8;(dh)
      muxff2 32doutlo/u9; (dh) muxff2 32doutlo/u10; (dh)
muxff2_32doutlo/ull; (dh)
      muxff2_32doutlo/u12;(dh) muxff2 32doutlo/u13;(dh)
muxff2 32doutlo/u14; (dh)
      muxff2_32doutlo/u15;(dh) muxff2_32doutlo/u16;(dh)
muxff2 32doutlo/ul7;(dh)
      muxff2_32doutlo/u18;(dh) muxff2_32doutlo/u19;(dh)
muxff2 32doutlo/u20; (dh)
      muxff2 32doutlo/u21; (dh) muxff2_32doutlo/u22; (dh)
muxff2 32doutlo/u23; (dh)
      muxff2 32doutlo/u24;(dh) muxff2 32doutlo/u25;(dh)
muxff2 32doutlo/u26; (dh)
      muxff2 32doutlo/u27; (dh) muxff2 32doutlo/u28; (dh)
muxff2_32doutlo/u29; (dh)
      muxff2 32doutlo/u30;(dh) muxff2_32doutlo/u31;(dh) Warning! No CKFI_AD1PH pin
capacitance data for cgclockbias Warning! No CKFI_BD1PH pin capacitance data for
cgclockbias Warning! No CKRI AD1PH pin capacitance data for cgclockbias Warning!
CKRI BD1PH pin capacitance data for cgclockbias Warning! No CLR_ABM<8> pin capacitance
data for cgclockbias Warning! No CLR ABM<7> pin capacitance data for cgclockbias Warning!
No CLR ABM<6> pin capacitance data for cgclockbias Warning! No CLR_ABM<5> pin capacitance
data for cgclockbias Warning! No CLR_ABM<4> pin capacitance data for cgclockbias Warning!
```

No CLR_ABM<3> pin capacitance data for cgclockbias Warning! No CLR_ABM<2> pin capacitance data for cgclockbias Warning! No CLR_ABM<1> pin capacitance data for cgclockbias Warning! No CLR_ABM<0> pin capacitance data for cgclockbias Warning! No PHI_ANM<8> pin capacitance data for cyclockbias Warning! No PHI ANM<7> pin capacitance data for cyclockbias Warning! No PHI_ANM<6> pin capacitance data for cgclockbias Warning! No PHI_ANM<5> pin capacitance data for cgclockbias Warning! No PHI_ANM<4> pin capacitance data for cgclockbias Warning! No PHI_ANM<3> pin capacitance data for cgclockbias Warning! No PHI_ANM<2> pin capacitance data for cgclockbias Warning! No PHI ANM<1> pin capacitance data for cgclockbias Warning! No PHI_ANM<0> pin capacitance data for cgclockbias Warning! No PHI_BNM<8> pin capacitance data for cgclockbias Warning! No PHI BNM<7> pin capacitance data for cgclockbias Warning! No PHI BNM<6> pin capacitance data for cgclockbias Warning! No PHI BNM<5> pin capacitance data for cgclockbias Warning! No PHI BNM<4> pin capacitance data for cgclockbias Warning! No PHI_BNM<3> pin capacitance data for cgclockbias Warning! No PHI_BNM<2> pin capacitance data for cgclockbias Warning! No PHI_BNM<1> pin capacitance data for cgclockbias Warning! No PHI_BNM<0> pin capacitance data for cgclockbias Warning! No RD_BM<8> pin capacitance data for cgclockbias Warning! No RD_BM<7> pin capacitance data for cgclockbias Warning! No RD BM<6> pin capacitance data for cgclockbias Warning! No RD_BM<5> pin capacitance data for cgclockbias Warning! No RD_BM<4> pin capacitance data for cgclockbias Warning! No RD_BM<3> pin capacitance data for cgclockbias Warning! No RD_BM<2> pin capacitance data for cgclockbias Warning! No RD_BM<1> pin capacitance data for cgclockbias Warning! No RD BM<0> pin capacitance data for cgclockbias Warning! No SI_AM<8> pin capacitance data for cgclockbias Warning! No SI AM<7> pin capacitance data for cgclockbias Warning! No SI AM<6> pin capacitance data for cgclockbias Warning! No SI_AM<5> pin capacitance data for cgclockbias Warning! No SI_AM<4> pin capacitance data for cgclockbias Warning! No SI_AM<3> pin capacitance data for cgclockbias Warning! No SI_AM<2> pin capacitance data for cgclockbias Warning! No SI_AM<1> pin capacitance data for cgclockbias Warning! No SI_AM<0> pin capacitance data for cgclockbias Warning! No VFFMAX pin capacitance data for cgclockbias Warning! No VFFMIN pin capacitance data for cgclockbias Warning! No VFFNOM pin capacitance data for cgclockbias Warning! No VFFREFMAX pin capacitance data for cgclockbias Warning! No VFFREFMIN pin capacitance data for cgclockbias Warning! No VFFREFNOM pin capacitance data for cgclockbias Warning! No VFFREFVAR pin capacitance data for cgclockbias Warning! No VFFVAR pin capacitance data for cgclockbias Warning! No VRRG<2> pin capacitance data for cgclockbias Warning! No VRRG<1> pin capacitance data for cgclockbias Warning! No VRRG<0> pin capacitance data for cgclockbias Warning! No XFER BM<8> pin capacitance data for cgclockbias Warning! No XFER_BM<7> pin capacitance data for cgclockbias Warning! No XFER_BM<6> pin capacitance data for cgclockbias Warning! No XFER_BM<5> pin capacitance data for cgclockbias Warning! No XFER_BM<4> pin capacitance data for cgclockbias Warning! No XFER_BM<3> pin capacitance data for cgclockbias Warning! No XFER_BM<2> pin capacitance data for cgclockbias Warning! No XFER_BM<1> pin capacitance data for cgclockbias Warning! No XFER_BM<0> pin capacitance data for cgclockbias

Ignoring these nets:
 phi B2P phi A2P vref_0ph

Optimizing power...

Iteration: 1

Path power optimizer DC Load Calculations

Unpowered Instance check: 1 found.

Iteration: 2

Path power optimizer DC Load Calculations

Unpowered Instance check: 1 found.

Squeezing out extra time in paths.

Iteration: 3

Path power optimizer DC Load Calculations

Unpowered Instance check: 1 found.

Savings by squeezing out extra time = (2502 - 2502) = 0.00% Change from original input power = (2502 - 320) = 87.21%

Warning! 1 unpowered or untouched instances.

NOTE: 574 unpowered nets.

NOTE: 84 nets with delays less than 50.00ps

```
NOTE: Power levels changed for 107 instances.
                        count atom bjt
                                          isrc pld
                                                      clock
Atoms:
       BJT Totals:
                        180
                              2752 4745 4612 3970 2820
    Generating instance drive strength file gards/ctio0-pass1.strength
    Disgorging sdl file gards/ctio0-passl.sdl
      Writing sdl structure: gards 47 ctio0 46 edif
      Congratulations! No timing or DC Load violations!
Memory usage: 23.625MB
Exit code: 0 (Success)
CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/bin/pdlcat -p
/n/auspex/s10/chip/euterpe/clockbias:/n/auspex/s10/chip/euterpe/gards/subb
locks:/n/auspex/s10/chip/euterpe/gards/dcell:/n/auspex/s10/chip/euterpe/pr
oteus/gards/leaf:/n/auspex/s10/chip/euterpe/proteus/gards/sofa:/n/auspex/s
10/chip/euterpe/proteus/gards/dcell `grep -v '^#' < gards/ctio0-pass1.strength | awk
'{print $4;}' | \
      sort | uniq | awk '{printf ("%s.pdl ", $1)}' > gards/ctio0-pass1.macros.temp mv
gards/ctio0-pass1.macros.temp gards/ctio0-pass1macros.pdl
**** SLNET ctio0-pass1
Fri Sep 30 12:28:50 PDT 1994
sed -e 's!DESIGN NAME!ctio0-pass1!' -e "s!EDIF FILE!ctio0-pass1.sdl!" \
      -e 's!CHIPROOT!/n/auspex/s10/chip/euterpe!' -e 's!TECH_GPLACE!ctio0-
pass1.gplace.mobi234!'\
      -e 's!TECH REDIT!ctio0-pass1.redit.mobi234!' \
      < /n/auspex/s10/chip/euterpe/proteus/misc/gards.vrf > gards/ctio0-pass1.vrf echo "cd
`abspath`/gards; \
      echo translate all | HOME=/n/auspex/s10/chip/euterpe/tools
LM_LICENSE_FILE=/n/auspex/s10/chip/euterpe/tools/s1/license/license.dat
DISPLAY=clio:0.0 SL TOTAL DURATION=500 CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/s1/net/dir/slnet ctio0-pass1" | /usr/local/bin/rexec
ghidra sh slnet > 12:28:58 Terminating Normally on 94/09/30
         Elapsed CPU time 00:00:04
         Elapsed wall time 00:00:05
End of Program
Normal Termination ...
Fri Sep 30 12:28:58 PDT 1994
**** PCOMP ctio0-pass1
Fri Sep 30 12:28:59 PDT 1994
sed -e 's!DESIGN_NAME!ctio0-pass1!' -e "s!EDIF FILE!ctio0-pass1.sdl!" \
      -e 's!CHIPROOT!/n/auspex/s10/chip/euterpe!' -e 's!TECH GPLACE!ctio0-
pass1.gplace.mobi234!'\
      -e 's!TECH REDIT!ctio0-passl.redit.mobi234!' \
      < /n/auspex/s10/chip/euterpe/proteus/misc/gards.vrf > gards/ctio0-pass1.vrf rm -f
gards/ctio0-pass1.dff (echo "cd `abspath`/gards; \
      HOME=/n/auspex/s10/chip/euterpe/tools
LM LICENSE FILE=/n/auspex/s10/chip/euterpe/tools/s1/license/license.dat
DISPLAY=clio:0.0 SL_TOTAL_DURATION=500 CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/s1/bin/invoke pcomp ctio0-pass1 -listing ctio0-
passl.pcomp.lis" | /usr/local/bin/rexec ghidra sh && sleep 10 && \
           HOME=/n/auspex/s10/chip/euterpe/tools
LM_LICENSE_FILE=/n/auspex/s10/chip/euterpe/tools/s1/license/license.dat
DISPLAY=clio:0.0 SL_TOTAL DURATION=500 CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/bin/gastatus -ds gards/ctio0-pass1 ) || (mv gards/ctio0-
passl.pcomp.lis gards/ctio0-passl.pcomp.lis.ERROR; false) GARDS PCOMP 7.121 -- Physical
Compiler Copyright (c) 1994 SILVAR-LISCO. All rights reserved.
                     Started at: 94/09/30 12:29:06
Design: ctio0-pass1
PCOMP Version 7.1.21 of August 9, 1994
```

Processing Logic description: CTIO

```
Processing Expansion level: SLNET
... Start of netlist processing.
... Circuit name: CTIO
... Processing CDL.
... CHIPNAME: SOFA;
... Processing header of user PDL.
... PHYSICALLIB: PBUILD;
... Processing header of system PDL.
... PHYSICALLIB: PBUILD;
... Processing rest of user PDL.
... Processing rest of system PDL. In Physical at line 892:
--> END_OF_FILE;
** Syntax Error: Physical type XBORFFB2DH12S is not found in the physical libraries.
(Message number
                      Severity 5)
                6
** Syntax Error: Physical type XBORFF4DF24S is not found in the physical libraries.
(Message number 6
                     Severity 5)
** Syntax Error: Physical type XBORFF3DF8S is not found in the physical libraries.
(Message number 6
                     Severity 5)
** Syntax Error: Physical type XBORFF2DH4S is not found in the physical libraries.
(Message number
                     Severity 5)
                6
** Syntax Error: Physical type XBORFF2DF4S is not found in the physical libraries.
                     Severity 5)
(Message number
                6
** Syntax Error: Physical type XBOR3DF24S is not found in the physical libraries.
(Message number 6 Severity 5)
** Syntax Error: Physical type XBOR2DF24S is not found in the physical libraries.
(Message number 6 Severity 5)
** Syntax Error: Physical type XBMUXFF3DH24S is not found in the physical libraries.
(Message number
                6
                     Severity 5)
** Syntax Error: Physical type XBMUXFF2DH4S is not found in the physical libraries.
(Message number
                     Severity 5)
                б
** Syntax Error: Physical type XBMUXFF2DF24S is not found in the physical libraries.
(Message number 6
                     Severity 5)
** Syntax Error: Physical type XBFFDH4S is not found in the physical libraries.
(Message number 6
                     Severity 5)
** Syntax Error: Physical type XBFFDH2S is not found in the physical libraries.
(Message number
                6
                     Severity 5)
** Syntax Error: Physical type XBFFDF6S is not found in the physical libraries.
(Message number
                     Severity 5)
                6
** Syntax Error: Physical type XBFFDF4S is not found in the physical libraries.
(Message number 6 Severity 5)
** Syntax Error: Physical type XBFFBDH12S is not found in the physical libraries.
(Message number 6
                     Severity 5)
** Syntax Error: Physical type XBFFBDF6S is not found in the physical libraries.
(Message number
                     Severity 5)
                6
** Syntax Error: Physical type CGCLOCKBIAS is not found in the physical libraries.
(Message number 6
                     Severity 5)
```

... Processing TDL.

tbr

Sent:

Friday, September 30, 1994 3:22 PM

To:

'ericm'

Cc:

'hopper'; 'tom'

Subject:

auspex/s40

Follow Up Flag: Follow up

Flag Status:

Red

I have moved about 150MB out of s37 into s40. We have still a way to go in getting all the pieces of euterpe built, so we should expect s40 to fill up a lot more before we are done.

Thanks for the instant allocation.

Tim

Sent:

Buffalo Chip [chip@ghidra] Friday, September 30, 1994 3:48 PM

To:

'geert@ghidra'

Subject:

output of euterpe/verilog/bsrc/ctio/.checkoutrc

The output from euterpe/verilog/bsrc/ctio/.checkoutrc is 160k, so it is not included in this mail message. Instead, check the file

/n/tmp/chiplog/geert.ghidra.24821.euterpe-verilog-bsrc-ctio

(which is accessible from all machines). This file will disappear in about 5 days.

By the way, the exit status returned by .checkoutrc was 1.

```
Friday, September 30, 1994 4:09 PM
Sent:
To:
                     'geert@ghidra'
                     output of euterpe/verilog/bsrc/ctio/.checkoutrc
Subject:
Fri Sep 30 14:08:13 PDT 1994 (geert Fri, 30 Sep 1994 14:08:04 -0700)
euterpe/verilog/bsrc/ctio
   [Release BOM (V19.0) in euterpe/verilog/bsrc/ctio (Fri Sep 30 14:08:13 PDT 1994)]
Dir
         euterpe/verilog/bsrc/ctio
                                                                   BOM 19.0
7.3
         .checkoutrc
1.8
         Makefile
10.3
         clean-request
         ctio.V
1.3
3.1
         ctio.ut
11.2
         ctio1 control.pim
3.1
         ctiotester.V
         ctiotester.h
3.1
         ctrasel.pla
1.2
         ctwasel.pla
3.1
3.1
         ctwe.Vegn
9.3
         genpim0.pl
9.3
         genpim1.pl
13.5
         genptab.pl
5.8
         pimlib.pl
===> running euterpe/verilog/bsrc/ctio/.checkoutrc (Fri Sep 30 14:08:19 PDT 1994) <===
qmake: `clean' is up to date.
gmake[2]: *** No rule to make target `gards/ctio1-pass2.sdl'. Stop.
gmake[1]: *** [ctio1-base.netcap] Error 1
gmake: *** [ctiolgards] Error 1
# turn off pgroute
[ -f gards/nopgroute ] || touch gards/nopgroute # # use padtiles # [ -f gards/usepadtiles
] || touch gards/usepadtiles # # use pifpack # [ -f gards/usepifpack ] || touch
gards/usepifpack # # insert an instance of the clock tree # [ -f gards/addclock ] | touch
gards/addclock # # disable old dcell placement obstruction # [ -f gards/noobs ] || touch
gards/noobs # # now do it . . .
gmake GARDS DISPLAY=clio:0.0 gards/ctio0-iter
gmake[1]: Entering directory
 /N/auspex/root/s10/chip/euterpe/verilog/bsrc/ctio'
gmake[1]: 'gards/ctio0-iter' is up to date.
gmake[1]: Leaving directory
 /N/auspex/root/s10/chip/euterpe/verilog/bsrc/ctio
# turn off pgroute
 -f gards/nopgroute ] || touch gards/nopgroute # # use padtiles # [ -f gards/usepadtiles
  || touch gards/usepadtiles # # use pifpack # [ -f gards/usepifpack ] || touch
1
gards/usepifpack # # insert an instance of the clock tree # [ -f gards/addclock ] | touch
gards/addclock # # disable old dcell placement obstruction # [ -f gards/noobs ] || touch
gards/noobs # # now do it . .
gmake GARDS_DISPLAY=clio:0.0 gards/ctio1-iter
gmake[1]: Entering directory
'/N/auspex/root/s10/chip/euterpe/verilog/bsrc/ctio'
# Get an initial sdl file. A manhattan approximation will be used # gmake
GARDS DISPLAY=clio:0.0 CYCLETIME=895 gards/ctio1-pass2.sdl
gmake[2]: Entering directory
'/N/auspex/root/s10/chip/euterpe/verilog/bsrc/ctio
gmake[2]: Leaving directory
```

Buffalo Chip [chip@ghidra]

From:

`/N/auspex/root/s10/chip/euterpe/verilog/bsrc/ctio'
gmake[1]: Leaving directory
`/N/auspex/root/s10/chip/euterpe/verilog/bsrc/ctio'
[finished at Fri Sep 30 14:08:35 PDT 1994 -- exit status 1]

vant [vanthof@hestia]

Sent:

Friday, September 30, 1994 4:13 PM

To:

'Geert Rosseel'

Cc:

'Dave Van't Hof'; 'Tim B. Robinson'; 'Alan Corry'; 'Brian Lee'; 'Mark Hofmann'

Subject:

Re: path

Geert Rosseel writes:

> >

/n/auspex/s33/agc/euterpe/verilog/bsrc/nb/gards

> >Geert >

Ahhh. I found the problem in the nb section. Topt relies (heavily) on the stats information for cell area. It chooses the smallest area cell cell which meets the timing requirements.

In the case you pointed out to me, topt first finds a 2s cell which meets the timing (nice small size of 3 atoms). Topt continues on it's search to see if it can find a smaller cell which still meets timing. Well, it does eventually find a cell; xbor3df24s! That's because there is _no_ atoms information and the size defaults to 0, which according to modern mathematics is significantly less than 3 :-)

We really need atoms information to get topt to work correct. Dave

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering, Inc.

"What rolls down stairs, alone or in pairs, rolls over the neighbor's dog?

What's great for a snack and fits on your back? It's log, log! "LOG from BLAMMO! (tm) All kids love Log! #incluce <std_disclaim.h>

```
'geert@gamorra'
To:
                     output of euterpe/verilog/bsrc/ctio/.checkoutrc
Subject:
Fri Sep 30 14:23:56 PDT 1994 (geert Fri, 30 Sep 1994 14:06:23 -0700)
euterpe/verilog/bsrc/ctio
   [Release BOM (V19.0) in euterpe/verilog/bsrc/ctio (Fri Sep 30 14:23:57 PDT 1994)]
         euterpe/verilog/bsrc/ctio
                                                                   BOM 19.0
Dir
7.3
         .checkoutrc
1. . 8
         Makefile
10.3
         clean-request
1.3
         ctio.V
3.1
         ctio.ut
         ctiol control.pim
11.2
         ctiotester.V
3.1
3.1
         ctiotester.h
1.2
         ctrasel.pla
3.1
         ctwasel.pla
3.1
         ctwe. Vegn
9.3
         genpim0.pl
9.3
         genpim1.pl
13.5
         genptab.pl
5.8
         pimlib.pl
===> running euterpe/verilog/bsrc/ctio/.checkoutrc (Fri Sep 30 14:24:03 PDT 1994) <===
gmake; 'clean' is up to date.
gmake[2]: *** No rule to make target `gards/ctiol-pass2.sdl'. Stop.
gmake[1]: *** [ctio1-base.netcap] Error 1
gmake: *** [ctiolgards] Error 1
# turn off pgroute
#
[ -f gards/nopgroute ] | touch gards/nopgroute # # use padtiles # [ -f gards/usepadtiles
] || touch gards/usepadtiles # # use pifpack # [ -f gards/usepifpack ] || touch
gards/usepifpack # # insert an instance of the clock tree # [ -f gards/addclock ] || touch
gards/addclock # # disable old dcell placement obstruction # [ -f gards/noobs ] | touch
gards/noobs # # now do it . . .
gmake GARDS_DISPLAY=clio:0.0 gards/ctio0-iter
gmake[1]: Entering directory
`/N/auspex/root/s10/chip/euterpe/verilog/bsrc/ctio'
gmake[1]: `gards/ctio0-iter' is up to date.
gmake[1]: Leaving directory
 /N/auspex/root/s10/chip/euterpe/verilog/bsrc/ctio'
# turn off pgroute
  -f gards/nopgroute ] || touch gards/nopgroute # # use padtiles # [ -f gards/usepadtiles
  || touch gards/usepadtiles # # use pifpack # [ -f gards/usepifpack ] || touch
gards/usepifpack # # insert an instance of the clock tree # [ -f gards/addclock ] | | touch
gards/addclock # # disable old dcell placement obstruction # [ -f gards/noobs ] | touch
gards/noobs # # now do it . .
gmake GARDS DISPLAY=clio:0.0 gards/ctio1-iter
gmake[1]: Entering directory
 /N/auspex/root/s10/chip/euterpe/verilog/bsrc/ctio'
# Get an initial sdl file. A manhattan approximation will be used # gmake
GARDS DISPLAY=clio:0.0 CYCLETIME=895 gards/ctio1-pass2.sdl
gmake[2]: Entering directory
 /N/auspex/root/s10/chip/euterpe/verilog/bsrc/ctio'
gmake[2]: Leaving directory
```

Buffalo Chip [chip@gamorra]

Friday, September 30, 1994 4:24 PM

From: Sent: `/N/auspex/root/s10/chip/euterpe/verilog/bsrc/ctio'
gmake[1]: Leaving directory
`/N/auspex/root/s10/chip/euterpe/verilog/bsrc/ctio'
[finished at Fri Sep 30 14:24:20 PDT 1994 -- exit status 1]

sysadm@gaea on behalf of Guillermo A. Loyola [gmo@microunity.com]

Sent:

Friday, September 30, 1994 4:35 PM

To:

'euterpe@gaea'

In article <199409301550.IAA22270@aphrodite.microunity.com>, tbr@aphrodite.microunity.com (Tim B. Robinson) writes:

|>
|> We will implement this using bit 61 of cerberus octlet 6 (defined as
|> the unimplemented self test bit),

Although unimplemented in Euterpe, the TSA description of the selftest bit seems to imply that it would be a hardware function that results in a reset. Are we abandoning the concept completely?

Gmo.

Sent:

Buffalo Chip [chip@rhea] Friday, September 30, 1994 5:05 PM 'geert@rhea'

To:

Subject:

pager log message

page from chip to geert: Release euterpe/verilog/bsrc/mc BOM 26.0 initiated by dickson completed @ Fri Sep 30 15:03:40 PDT 1994 with exit status 1.. chip

craig

Sent:

Friday, September 30, 1994 6:23 PM

To:

'gmo@microunity.com'

Cc:

'euterpe'

Subject:

self-test on Euterpe

Self-test isn't part of the current implementation, and this use of bit 61 is implementation-dependent. The functionality of bit 61 is a subset of the functionality I'd like to have via the Cerberus indirect address access: the comprehensive ability to read and write all memory-mapped facilities of Euterpe. I'd do that before implementing a self-test.

Craig

tbr

Sent:

Friday, September 30, 1994 6:33 PM

To:

'vant'

Cc:

'Geert Rosseel'; 'Mark Hofmann'; 'Lisa Robinson'; 'Dave Van't Hof; 'Tom Vo'

Subject:

Ivs mismatches in xbc01df4s?

Follow Up Flag: Follow up

Flag Status:

Red

vant wrote (on Fri Sep 30):

Hi, I believe I've found one reason why the fullchip euterpe lvs didn't work. The XBC01DF4S cell does not pass LVS. There are several devices missing from the layout:

```
NUMBER OF UN-MATCHED SCHEMATICS DEVICES = NUMBER OF UN-MATCHED LAYOUT DEVICES = 2
NUMBER OF MATCHED SCHEMATICS DEVICES = 1
NUMBER OF MATCHED LAYOUT DEVICES = 1
```

I heard hallway talk about the C01 cells being regenerated, is this one of the repercussions? I guess the leaf cells need to be regenerated? Until they are, there is not a very good reason for running fullchip lvs's.

Sounds like we need som automation to run lvs as part of the process of generating these so we know right away if a change breaks something.

Tim

Tim B. Robinson [tbr@aphrodite]

Sent:

Friday, September 30, 1994 6:33 PM

To:

'vant'

Cc:

'Geert Rosseel'; 'Mark Hofmann'; 'Lisa Robinson'; 'Dave Van't Hof'; 'Tom Vo'

Subject:

lvs mismatches in xbc01df4s?

vant wrote (on Fri Sep 30):

Hi, I believe I've found one reason why the fullchip euterpe lvs didn't work. The XBC01DF4S cell does not pass LVS. There are several devices missing from the layout:

NUMBER	OF	UN-MATCHED	SCHEMATICS	DEVICES	=	5
NUMBER	OF	UN-MATCHED	LAYOUT	DEVICES	=	2
NUMBER	OF	MATCHED	SCHEMATICS	DEVICES	=	1
NUMBER	OF	MATCHED	LAYOUT	DEVICES	= .	1

I heard hallway talk about the C01 cells being regenerated, is this one of the repercussions? I guess the leaf cells need to be regenerated? Until

they are, there is not a very good reason for running fullchip lvs's.

Sounds like we need som automation to run lvs as part of the process of generating these so we know right away if a change breaks something.

Tim

```
'Tim B. Robinson'
To:
                     'geert@hestia'; 'hopper@hestia'; 'lisar@hestia'; 'vo@hestia'; 'Thomas Laidig'
Cc:
Subject:
                     Re: lvs mismatches in xbc01df4s?
Tim B. Robinson writes:
>vant wrote (on Fri Sep 30):
    Hi, I believe I've found one reason why the fullchip euterpe lvs
didn't
          The XBC01DF4S cell does not pass LVS. There are several
    work.
devices missing
    from the layout:
>
        NUMBER OF UN-MATCHED SCHEMATICS DEVICES
                                                               5
                                                               2
        NUMBER OF UN-MATCHED LAYOUT
                                         DEVICES
                     MATCHED SCHEMATICS DEVICES
                                                               1
        NUMBER OF
                                                       =
        NUMBER OF
                     MATCHED LAYOUT
                                         DEVICES
                                                               1
    I heard hallway talk about the C01 cells being regenerated, is this
one of
    the repercussions? I guess the leaf cells need to be regenerated?
Until
    they are, there is not a very good reason for running fullchip lvs's.
>
>Sounds like we need som automation to run lvs as part of the process of
>generating these so we know right away if a change breaks something.
>Tim
Well, usually Tom L. does this when he generates the new layouts, but since he's out this
week, and the C01 generators changed, the verification wasn't possible. In general, I
don't think we have a problem with new leaf cells.
Dave
                                           MicroUnity Systems Engineering,
                 vanthof@microunity.com
Dave Van't Hof
Inc.
"What rolls down stairs, alone or in pairs, rolls over the neighbor's dog?
What's great for a snack and fits on your back? It's log, log, log!"
LOG from BLAMMO! (tm)
                          All kids love Log!
                                                      #incluce
<std disclaim.h>
```

vant [vanthof@hestia]

Friday, September 30, 1994 6:35 PM

From:

Sent:

lisa

Sent:

Friday, September 30, 1994 7:59 PM

To:

'Jeff Marr' 'gmo'

Cc: Subject:

Re: itag bits 12:11

> I spoke with gmo about this, and I think there was a little confusion.

Nay, a *lot* of confusion. ;-) I've got a terpsichore architecture spec, a tag layout posted by tim to muse.euterpe, another posted by jay (but seemingly describing only the dtag, though it is not specific) and a micro-architecture spec which nicely numbers the bits but does not name many of them. Out of all that documentation, only Jay's and the uarch's description of the dtag protection field matches.

- > In the itag, bits 13:0 are the protection field. Bits 13:12 will
- > likely be implemented, and the others (11:0) will not.

Did you really mean 13:0 and 13:12 ??? Your last mail was asking about bits 12:11. Also, the uarch does say that bits 12 and 11 cause an exception if set. It also says that those 2 bits are copied directly from the gtlb protection field. The gtlb description says that bit 12 causes an exception if set, and bit 11 is ignored. If bit 12 is set in the gtlb, and causes an exception, how/when does it get copied into the itag? And is bit 11 ignored on translation, but copied to the itag, where it can then cause an exception? (If so, I wouldn't exactly call that "ignored".)

- > In the dtag, bits 13:6 are part of the tag, since the dcache is tagged
- > by the physical address. They have nothing to do with the index.
- > Bits 5:0 are the protection field. Bits 5:4 and 0 are implemented.

Yup. Much less confusion here.

Okay. I will implement whatever you like, as long as you tell me, EXACTLY, what that is -- especially:

- Which bits mean what?
- If a bit is described as "causes an exception if set", which exception?
- If a bit is described as "ignored by the hardware", does that mean it *is* or *isn't* expected to be the same when read as it was when written?

thanks, lisa

tbr

Sent:

Friday, September 30, 1994 10:34 PM

To:

'abbott'

Subject:

forwarded message from tbr

Follow Up Flag: Follow up

Flag Status: Red

resending

----- Start of forwarded message -----To: craig
cc: euterpe
Subject: GTLB access

We have run into a problem with the GTLB mask field. When the LTLB was changed to implement only the XOR field, craig wanted the sense of the mask field inverting so that the LTLB mask would be read only with a value of 0 rather than all 1's. To be consistent with this, the GTLB definition was to be changed too, with the thinking being that all we had to do was reverse the sense of the data going in and out via the CMOS read/write ports. However, the GTLB physical array uses the same I/O pins for the mask and match arrays, efectively selecting between them with an additional address bit. So we cannot invert one without inverting the other unless we add more logic which we can ill afford in order to invert the data selectively.

I therefore propose that we go back to the original (and less confusing) definition, with the LTLB match field reading back always all 1's and no extra inversions in the GTLB path. I think this can still be justified as consistent with the general definition of reserved fields always reading zero, because this is not really a reserved field. It is the LTLB match field, which in this implementation happens to have a reserved *value* of all 1's which you can't change.

Comments please - and remember atoms are at stake!

Tim

----- End of forwarded message -----

tbr

Sent:

Friday, September 30, 1994 10:34 PM

To:

'abbott'

Subject:

forwarded message from tbr

Follow Up Flag: Follow up

Flag Status:

Red

Resending

----- Start of forwarded message -----

To: euterpe cc: tbr, bobm

Subject: debugger interrupt support

There has been a strong request to be able to cause an event in euterpe from an external Cerberus master to support bringup and debug. We will implement this using bit 61 of cerberus octlet 6 (defined as the unimplemented self test bit), which assignment has craig's blessing. Setting this bit will result in bit 1 of the event register being set. Acknowledging this event will require rewriting Cerberus octlet 6 to clear the bit there before clearing bit 1 in the event register.

When not required to support debug in this way (ie assuming bit 61 in octlet 6 is always 0), bit 1 of the event register can be used for normal interrupts from Calliope.

Tim

----- End of forwarded message -----

tbr

Sent:

Friday, September 30, 1994 10:41 PM

To:

'vant'

Cc:

'Alan Corry'; 'Brian Lee'; 'Geert Rosseel'; 'Mark Hofmann'; 'Dave Van't Hof'

Subject:

Re: path

Follow Up Flag: Follow up

Flag Status:

Red

vant wrote (on Fri Sep 30):

Geert Rosseel writes:

>

> /n/auspex/s33/agc/euterpe/verilog/bsrc/nb/gards

>_

>Geert

> ...

Ahhh. I found the problem in the nb section. Topt relies (heavily) on the stats information for cell area. It chooses the smallest area cell cell which meets the timing requirements.

In the case you pointed out to me, topt first finds a 2s cell which meets the timing (nice small size of 3 atoms). Topt continues on it's search to see if it can find a smaller cell which still meets timing. Well, it does eventually find a cell; xbor3df24s! That's because there is _no_ atoms information and the size defaults to 0, which according to modern mathematics is significantly less than 3:-)

We really need atoms information to get topt to work correct.

Was a warning being generated. Would it be worth having the default be a big number instead so cells with missing data would not be chosen.

I agree in general we need ALL information to be present and accurate.

Tim

Tim B. Robinson [tbr@aphrodite]

Sent:

Friday, September 30, 1994 10:41 PM

To:

'vant'

Cc:

'Alan Corry'; 'Brian Lee'; 'Geert Rosseel'; 'Mark Hofmann'; 'Dave Van't Hof'

Subject:

Re: path

vant wrote (on Fri Sep 30):

Geert Rosseel writes:

> > > /

/n/auspex/s33/agc/euterpe/verilog/bsrc/nb/gards

> >Geert

Ahhh. I found the problem in the nb section. Topt relies (heavily) on

the stats information for cell area. It chooses the smallest area cell cell which meets the timing requirements.

In the case you pointed out to me, topt first finds a 2s cell which meets the timing (nice small size of 3 atoms). Topt continues on it's search to see if it can find a smaller cell which still meets timing. Well, it does eventually find a cell; xbor3df24s! That's because there is _no_ atoms information and the size defaults to 0, which according to modern mathematics is significantly less than 3 :-)

We really need atoms information to get topt to work correct.

Was a warning being generated. Would it be worth having the default be a big number instead so cells with missing data would not be chosen.

I agree in general we need ALL information to be present and accurate.

Tim